Ð
þík8bä(b¬/nvidia,cardhu-a04nvidia,cardhunvidia,tegra30&;7NVIDIA Tegra30 Cardhu A04 (A05, A06, A07) evaluation boardchosenaliases=/i2c@7000d000/tps65911@2dB/rtc@7000e000G/serial@70006000O/serial@70006200memoryWmemoryc€@pcie-controller@00003000nvidia,tegra30-pcieWpcic08gpadsaficsqbc |intrmsiŒ °b¾ÿÈ‚‚‚@@‚ Â(( ÏFHÁ×Öpexafipll_ecmlâFHJépexafipcie_xõokayüý
!1Fpci@1,0WpciW‚c õdisabledÈjpci@2,0WpciW‚c õdisabledÈjpci@3,0WpciW‚@cõokayÈjhost1x@50000000!nvidia,tegra30-host1xsimple-buscP@qACÏâéhost1xÈTTmpe@54040000nvidia,tegra30-mpecTqDÏ<�â<�émpevi@54080000nvidia,tegra30-vicTqEϤâéviepp@540c0000nvidia,tegra30-eppcTqFÏâéeppisp@54100000nvidia,tegra30-ispcTqGÏâéispgr2d@54140000nvidia,tegra30-gr2dcTqHÏâé2dgr3d@54180000nvidia,tegra30-gr3dcTÏbÖ3d3d2âbé3d3d2dc@54200000$nvidia,tegra30-dcnvidia,tegra20-dccT qIϳ
Ödcparentâédc{‚rgbõokayŽdc@54240000nvidia,tegra30-dccT$qJϳ
Ödcparentâédc{‚rgb õdisabledhdmi@54280000nvidia,tegra30-hdmicT(qKÏ3½Öhdmiparentâ3éhdmi õdisabledtvo@542c0000nvidia,tegra30-tvocT,qLÏ© õdisableddsi@54300000nvidia,tegra30-dsicT0Ï0â0édsi õdisabledtimer@50004600arm,cortex-a9-twd-timercP q
ÏÖinterrupt-controller@50041000arm,cortex-a9-giccPP›Œ°¶cache-controller@50043000arm,pl310-cachecP0¾Ïßítimer@60005000*nvidia,tegra30-timernvidia,tegra20-timerc`PHq)*yzÏclock@60006000nvidia,tegra30-carc``ù°¶flow-controller@60007000nvidia,tegra30-flowctrlc`pdma@6000a000,nvidia,tegra30-apbdmanvidia,tegra20-apbdmac` €qhijklmnopqrstuvw€‚ƒ„…†‡ˆ‰Š‹ŒŽÏ"â"édma°
¶
ahb@6000c004nvidia,tegra30-ahbc`ÀLgpio@6000d000nvidia,tegra30-gpioc`Ð`q !"#7WY}*Œ›°¶apbmisc@70000800.nvidia,tegra30-apbmiscnvidia,tegra20-apbmisccpdppinmux@70000868nvidia,tegra30-pinmuxcphÔp0ä:defaultH pinmux° ¶ sdmmc1_clk_pz0Rsdmmc1_clk_pz0^sdmmc1nzsdmmc1_cmd_pz1ORsdmmc1_cmd_pz1sdmmc1_dat0_py7sdmmc1_dat1_py6sdmmc1_dat2_py5sdmmc1_dat3_py4^sdmmc1nzsdmmc3_clk_pa6Rsdmmc3_clk_pa6^sdmmc3nzsdmmc3_cmd_pa7ORsdmmc3_cmd_pa7sdmmc3_dat0_pb7sdmmc3_dat1_pb6sdmmc3_dat2_pb5sdmmc3_dat3_pb4^sdmmc3nzsdmmc4_clk_pcc4"Rsdmmc4_clk_pcc4sdmmc4_rst_n_pcc3^sdmmc4nzsdmmc4_dat0_paa0ˆRsdmmc4_dat0_paa0sdmmc4_dat1_paa1sdmmc4_dat2_paa2sdmmc4_dat3_paa3sdmmc4_dat4_paa4sdmmc4_dat5_paa5sdmmc4_dat6_paa6sdmmc4_dat7_paa7^sdmmc4nzdap2_fs_pa25Rdap2_fs_pa2dap2_sclk_pa3dap2_din_pa4dap2_dout_pa5^i2s1nzsdio3Rdrive_sdio3Š¡°.Ê*âúuart3_txd_pw6<�Ruart3_txd_pw6uart3_cts_n_pa1uart3_rts_n_pc0uart3_rxd_pw7^uartcnzserial@70006000(nvidia,tegra30-uartnvidia,tegra20-uartcp`@q$Ïâéserial
"rxtxõokayserial@70006040(nvidia,tegra30-uartnvidia,tegra20-uartcp`@@q%Ï âéserial
"rxtx õdisabledserial@70006200nvidia,tegra30-hsuartcpbq.Ï7â7éserial
"rxtxõokayserial@70006300(nvidia,tegra30-uartnvidia,tegra20-uartcpcqZÏAâAéserial
"rxtx õdisabledserial@70006400(nvidia,tegra30-uartnvidia,tegra20-uartcpdq[ÏBâBéserial
"rxtx õdisabledpwm@7000a000&nvidia,tegra30-pwmnvidia,tegra20-pwmcp ,Ïâépwmõokay°¶rtc@7000e000&nvidia,tegra30-rtcnvidia,tegra20-rtccpàqÏi2c@7000c000&nvidia,tegra30-i2cnvidia,tegra20-i2ccpÀq&϶Ödiv-clkfast-clkâéi2c
"rxtxõokay7† °¶i2c@7000c400&nvidia,tegra30-i2cnvidia,tegra20-i2ccpÄqTÏ6¶Ödiv-clkfast-clkâ6éi2c
"rxtxõokay7† i2c@7000c500&nvidia,tegra30-i2cnvidia,tegra20-i2ccpÅq\ÏC¶Ödiv-clkfast-clkâCéi2c
"rxtxõokay7† isl29028@44
isl,isl29028cD&qXi2cmux@70nxp,pca9546cpi2c@7000c700&nvidia,tegra30-i2cnvidia,tegra20-i2ccpÇqxÏg¶âgéi2cÖdiv-clkfast-clk
"rxtxõokay7† i2c@7000d000&nvidia,tegra30-i2cnvidia,tegra20-i2ccpÐq5Ï/¶Ödiv-clkfast-clkâ/éi2c
"rxtxõokay7† wm8903@1awlf,wm8903c&q³*GRd_ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ°¶tps65911@2dti,tps65911c-qVŒ›h*ƒ›
§³¿Ë×°¶regulatorsvdd1ävddio_ddr_1v2óO€O€#vdd2ävdd_1v5_genóã`ã`#°¶vddctrlävdd_cpu,vdd_sysóB@B@#vioävdd_1v8_genów@w@#°
¶
ldo1ävdd_pexa,vdd_pexbó°¶ldo2ävdd_sata,avdd_plleó°¶ldo4ävdd_rtcóO€O€#ldo5ävddio_sdmmc,avdd_vdacó2Z 2Z #ldo6äavdd_dsi_csi,pwrdet_mipióO€O€ldo7ävdd_pllm,x,u,a_p_c_sóO€O€#ldo8ävdd_ddr_hsóB@B@#temperature-sensor@4c
onnn,nct1008cL7&qâtps62361@60ti,tps62361c`ätps62361-voutó¡ ã`B#Thspi@7000d400*nvidia,tegra30-slinknvidia,tegra20-slinkcpÔq;Ï)â)éspi
"rxtx õdisabledspi@7000d600*nvidia,tegra30-slinknvidia,tegra20-slinkcpÖqRÏ,â,éspi
"rxtx õdisabledspi@7000d800*nvidia,tegra30-slinknvidia,tegra20-slinkcpØqSÏ.â.éspi
"rxtx õdisabledspi@7000da00*nvidia,tegra30-slinknvidia,tegra20-slinkcpÚq]ÏDâDéspi
"rxtxõokay|}x@spi-flash@1winbond,w25q32c|1-spi@7000dc00*nvidia,tegra30-slinknvidia,tegra20-slinkcpÜq^Ïhâhéspi
"rxtx õdisabledspi@7000de00*nvidia,tegra30-slinknvidia,tegra20-slinkcpÞqOÏiâjéspi
"rxtx õdisabledkbc@7000e200&nvidia,tegra30-kbcnvidia,tegra20-kbccpâqUÏ$â$ékbc õdisabledpmc@7000e400nvidia,tegra30-pmccpäÏÚÖpclkclk32k_inõokayŽ¦ºÐÓÈë@memory-controller@7000f000nvidia,tegra30-mccpðÏ ÖmcqMa°¶fuse@7000f800nvidia,tegra30-efusecpøϦÖfuseâ'éfuseahub@70080000nvidia,tegra30-ahubcppqgÏjkÖd_audioapbifXâjkeflmn
<�éd_audioapbifi2s0i2s1i2s2i2s3i2s4dam0dam1dam2spdif@
"rx0tx0rx1tx1rx2tx2rx3tx3Èi2s@70080300nvidia,tegra30-i2scpnÏâéi2s õdisabledi2s@70080400nvidia,tegra30-i2scpnÏâéi2sõokay°¶i2s@70080500nvidia,tegra30-i2scpnÏâéi2s õdisabledi2s@70080600nvidia,tegra30-i2scpnÏeâeéi2s õdisabledi2s@70080700nvidia,tegra30-i2scpnÏfâféi2s õdisabledsdhci@78000000*nvidia,tegra30-sdhcinvidia,tegra20-sdhcicxqÏâésdhciõokay‚E‹›” sdhci@78000200*nvidia,tegra30-sdhcinvidia,tegra20-sdhcicxqÏ â ésdhci õdisabledsdhci@78000400*nvidia,tegra30-sdhcinvidia,tegra20-sdhcicxqÏEâEésdhciõokay” ªsdhci@78000600*nvidia,tegra30-sdhcinvidia,tegra20-sdhcicxqÏâésdhciõokay Àusb@7d000000nvidia,tegra30-ehciusb-ehcic}@qÎutmiÏâéusb×ñ õdisabledusb-phy@7d000000nvidia,tegra30-usb-phyc}@}@ÎutmiϾÖregpll_uutmi-padsâéusbutmi-padsü -BX3j†š® ÁØî õdisabled°¶usb@7d004000nvidia,tegra30-ehciusb-ehcic}@@qÎutmiÏ:â:éusbñ õdisabledusb-phy@7d004000nvidia,tegra30-usb-phyc}@@}@ÎutmiÏ:¾Öregpll_uutmi-padsâ:éusbutmi-padsü -BX3j†š® ÁØ õdisabled°¶usb@7d008000nvidia,tegra30-ehciusb-ehcic}€@qaÎutmiÏ;â;éusbñõokayusb-phy@7d008000nvidia,tegra30-usb-phyc}€@}@ÎutmiÏ;¾Öregpll_uutmi-padsâ;éusbutmi-padsü-BX3j†š® ÁØõokay°¶cpuscpu@0Wcpuarm,cortex-a9ccpu@1Wcpuarm,cortex-a9ccpu@2Wcpuarm,cortex-a9ccpu@3Wcpuarm,cortex-a9cpmuarm,cortex-a9-pmu0q‘’“backlightpwm-backlight:%2LK@ 7 @€ÿI°¶clockssimple-busclock@0fixed-clockcù7€°¶panel"chunghwa,claa101wb01simple-panelb%Zn°¶regulatorssimple-busregulator@0regulator-fixedcävdd_ac_batóLK@LK@#°¶regulator@1regulator-fixedcäcam_1v8ów@w@x‹Ü
regulator@2regulator-fixedcäcp_5vóLK@LK@B#x‹regulator@3regulator-fixedc äemmc_3v3ó2Z 2Z #Bx‹regulator@4regulator-fixedc
ämodem_3v3ó2Z 2Z x‹regulator@5regulator-fixedc
äpex_hvdd_3v3ó2Z 2Z x‹_°¶regulator@6regulator-fixedc
ävdd_cam1_ldoó*¹€*¹€x‹Žregulator@7regulator-fixedc
ävdd_cam2_ldoó*¹€*¹€x‹regulator@8regulator-fixedc
ävdd_cam3_ldoó2Z 2Z x‹regulator@9regulator-fixedc ävdd_comó2Z 2Z #Bx‹regulator@10regulator-fixedc
ävdd_fuse_3v3ó2Z 2Z x‹^regulator@11regulator-fixedc ävdd_pnl1ó2Z 2Z #Bx‹\°¶regulator@12regulator-fixedc
ävddio_vidóLK@LK@x‹˜›regulator@100regulator-fixedäddrcdóã`ã`#Bx‹regulator@101regulator-fixedceäsys_3v3ó2Z 2Z #Bx‹°¶regulator@102regulator-fixedcf
äusb1_vbusóLK@LK@x‹î›regulator@103regulator-fixedcg
äusb3_vbusóLK@LK@x‹ì›°¶regulator@104regulator-fixedchä5v0óLK@LK@x‹°¶regulator@105regulator-fixedciävdd_blóLK@LK@#Bx‹ê°¶regulator@106regulator-fixedcjävdd_bl2óLK@LK@#Bx‹èsound;nvidia,tegra-audio-wm8903-cardhunvidia,tegra-audio-wm8903«NVIDIA Tegra Cardhu{¸Headphone JackHPOUTRHeadphone JackHPOUTLInt SpkROPInt SpkRONInt SpkLOPInt SpkLONMic JackMICBIASIN1LMic JackÍãö²Ï¸¹xÖpll_apll_a_out0mclk #address-cells#size-cellscompatibleinterrupt-parentmodelrtc0rtc1serial0serial1device_typeregreg-namesinterruptsinterrupt-names#interrupt-cellsinterrupt-map-maskinterrupt-mapbus-rangerangesclocksclock-namesresetsreset-namesstatusavdd-pexb-supplyavdd-pex-pll-supplyhvdd-pex-supplyvddio-pex-ctl-supplyavdd-plle-supplyassigned-addressesnvidia,num-lanesiommusnvidia,headnvidia,panelinterrupt-controllerlinux,phandlearm,data-latencyarm,tag-latencycache-unifiedcache-level#clock-cells#reset-cells#dma-cells#gpio-cellsgpio-controllerpinctrl-namespinctrl-0nvidia,pinsnvidia,functionnvidia,pullnvidia,tristatenvidia,high-speed-modenvidia,schmittnvidia,pull-down-strengthnvidia,pull-up-strengthnvidia,slew-rate-risingnvidia,slew-rate-fallingreg-shiftdmasdma-names#pwm-cellsclock-frequencymicdet-cfgmicdet-delaygpio-cfgti,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onvcc-supplyregulator-boot-onti,vsel0-state-highti,vsel1-state-highspi-max-frequencynvidia,invert-interruptnvidia,suspend-modenvidia,cpu-pwr-good-timenvidia,cpu-pwr-off-timenvidia,core-pwr-good-timenvidia,core-pwr-off-timenvidia,core-power-req-active-highnvidia,sys-clock-req-active-high#iommu-cellsnvidia,ahub-cif-idscd-gpioswp-gpiospower-gpiosbus-widthkeep-power-in-suspendnon-removablephy_typenvidia,needs-double-resetnvidia,phynvidia,hssync-start-delaynvidia,idle-wait-delaynvidia,elastic-limitnvidia,term-range-adjnvidia,xcvr-setupnvidia.xcvr-setup-use-fusesnvidia,xcvr-lsfslewnvidia,xcvr-lsrslewnvidia,xcvr-hsslewnvidia,hssquelch-levelnvidia,hsdiscon-levelnvidia,has-utmi-pad-registersvbus-supplyenable-gpiospower-supplypwmsbrightness-levelsdefault-brightness-levelddc-i2c-busbacklightenable-active-highgpiovin-supplygpio-open-drainnvidia,modelnvidia,audio-routingnvidia,i2s-controllernvidia,audio-codecnvidia,spkr-en-gpiosnvidia,hp-det-gpios