Ð
þí,M8(ì(a(´V2F-1XV7 Cortex-A53x2 SMMG@ arm,vexpress,v2f-1xv7,ca53x2arm,vexpress,v2f-1xv7arm,vexpress+<�Ksmb@8000000 simple-bus<�KxW^o?´‚
!!""##$$%%&&''(())**motherboardV2M-P1rs1 arm,vexpress,v2m-p1simple-bus<�K^Wflash@0,00000000 arm,vexpress-flashcfi-flash£§partitions arm,arm-firmware-suitepsram@1,00000000 arm,vexpress-psrammtd-ram£§ethernet@2,02000000 smsc,lan9118smsc,lan9115£²½miiÆÓèû usb@2,03000000 nxp,usb-isp1761£²iofpga@3,00000000 simple-bus<�KW sysreg@10000 arm,vexpress-sysreg£<�KW#gpio@8 arm,vexpress-sysreg,sys_led£+;#gpio@48 arm,vexpress-sysreg,sys_mci£H+;#gpio@4c arm,vexpress-sysreg,sys_flash£L+;sysctl@20000 arm,sp810arm,primecell£GNrefclktimclkapb_pclkZ0gtimerclken0timerclken1timerclken2timerclken3 zŠ#i2c@30000 arm,versatile-i2c£<�Kpcie-switch@60 idt,89hpes32h8£`aaci@40000 arm,pl041arm,primecell£²G Napb_pclkmmci@50000 arm,pl180arm,primecell£²
¡ª³·ÁGNmclkapb_pclkkmi@60000 arm,pl050arm,primecell£²GNKMIREFCLKapb_pclkkmi@70000 arm,pl050arm,primecell£²
GNKMIREFCLKapb_pclkuart@90000 arm,pl011arm,primecell£ ²G Nuartclkapb_pclkuart@a0000 arm,pl011arm,primecell£
²G Nuartclkapb_pclkuart@b0000 arm,pl011arm,primecell£²G Nuartclkapb_pclkuart@c0000 arm,pl011arm,primecell£²G Nuartclkapb_pclkwdt@f0000 arm,sp805arm,primecell£²GNwdogclkapb_pclktimer@110000 arm,sp804arm,primecell£²GNtimclken1timclken2apb_pclktimer@120000 arm,sp804arm,primecell£²GNtimclken1timclken2apb_pclki2c@160000 arm,versatile-i2c£<�Kdvi-transmitter@39 sil,sii9022-tpisil,sii9022£9ports<�Kport@0£endpointÍ
#
dvi-transmitter@60 sil,sii9022-cpisil,sii9022£`rtc@170000 arm,pl031arm,primecell£²G Napb_pclkcompact-flash@1a0000 arm,vexpress-cfata-generic£Ýclcd@1f0000 arm,pl111arm,primecell£ çcombined²GNclcdclkapb_pclk÷7ù€portendpointÍ
#
fixed-regulator-0 regulator-fixed43V3C2Z [2Z s#clk24mhz fixed-clockZ‡n6
gv2m:clk24mhz#refclk1mhz fixed-clockZ‡B@gv2m:refclk1mhz#refclk32khz fixed-clockZ‡€gv2m:refclk32khz#leds
gpio-ledsuser1—v2m:green:user1¤
heartbeatuser2—v2m:green:user2¤mmc0user3—v2m:green:user3¤cpu0user4—v2m:green:user4¤cpu1user5—v2m:green:user5¤cpu2user6—v2m:green:user6¤cpu3user7—v2m:green:user7¤cpu4user8—v2m:green:user8¤cpu5mcc arm,vexpress,config-bus³oscclk0 arm,vexpress-oscÎç}x@“‡Zgv2m:oscclk0oscclk1 arm,vexpress-oscÎçjepßÒ@Zgv2m:oscclk1#oscclk2 arm,vexpress-oscÎçn6n6Zgv2m:oscclk2# volt-vio arm,vexpress-voltÎ4VIOs—VIOtemp-mcc arm,vexpress-tempΗMCCreset arm,vexpress-resetÎmuxfpga arm,vexpress-muxfpgaÎshutdown arm,vexpress-shutdownÎreboot arm,vexpress-rebootÎ dvimode arm,vexpress-dvimodeÎchosenòserial0:38400n8aliases6þ/smb@8000000/motherboard/iofpga@3,00000000/uart@900006/smb@8000000/motherboard/iofpga@3,00000000/uart@a00006/smb@8000000/motherboard/iofpga@3,00000000/uart@b00006/smb@8000000/motherboard/iofpga@3,00000000/uart@c00006/smb@8000000/motherboard/iofpga@3,00000000/i2c@1600005#/smb@8000000/motherboard/iofpga@3,00000000/i2c@30000cpus<�Kcpu@0(cpu arm,cortex-a53£4cpu@1(cpu arm,cortex-a53£4l2-cache0 cache#memory@80000000(memory£€€reserved-memory<�KWvram@18000000 shared-dma-pool£€E#interrupt-controller@2c001000 arm,gic-400^<�L@£,, ,@ ,` ² #timer arm,armv8-timer0²
pmu arm,armv8-pmuv3²DEdcc arm,vexpress,config-bus³smclk arm,vexpress-oscÎçbZbZZgsmclk#volt-vio arm,vexpress-voltÎ4VIO_UPC5[w@svolt-12v arm,vexpress-voltÎ412stemp-fpga arm,vexpress-tempΗFPGA modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,v2m-memory-mapregbank-widthinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyport1-otgphandlegpio-controller#gpio-cellsclocksclock-names#clock-cellsclock-output-namesassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyremote-endpointreg-shiftinterrupt-namesmax-memory-bandwidthmemory-regionarm,pl11x,tft-r0g0b0-padsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onclock-frequencylabellinux,default-triggerarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-rangestdout-pathserial0serial1serial2serial3i2c0i2c1device_typenext-level-cacheno-mapinterrupt-controller