Ð
þíÚ8Î(ÍÌ&friendlyarm,nanopc-t4rockchip,rk3399+7FriendlyElec NanoPC-T4aliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000„/serial@ff1a0000Œ/serial@ff1b0000”/serial@ff370000cpus+cpu-mapcluster0core0œcore1œcore2œcore3œcluster1core0œcore1œcpu@0 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@1 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@2 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@3 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@100 cpuarm,cortex-a72¬°psci¾Ñ Øç´
%0cpu@101 cpuarm,cortex-a72¬°psci¾Ñ Øç´
%0idle-states8pscicpu-sleeparm,idle-stateEVmx~úŽ„0 cluster-sleeparm,idle-stateEVm~ôŽÐ0
display-subsystemrockchip,display-subsystemŸpmu_a53arm,cortex-a53-pmu¥pmu_a72arm,cortex-a72-pmu¥psci
arm,psci-1.0·smctimerarm,armv8-timer@¥
°xin24mfixed-clockÇn6×xin24mêambasimple-bus+÷dma-controller@ff6d0000arm,pl330arm,primecell¬ÿm@ ¥þÑÓ apb_pclk0\dma-controller@ff6e0000arm,pl330arm,primecell¬ÿn@ ¥þÑÔ apb_pclk0Kpcie@f8000000rockchip,rk3399-pcie ¬øýaxi-baseapb-base+0<� ÑÅÄG aclkaclk-perfhclkpm0¥123FsyslegacyclientV`iwˆ— Ÿ,¤pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38÷ƒúúàûàûà8®‚ƒ„…†€(µcoremgmtmgmt-stickypipepmpclkaclkÁokayÈÑinterrupt-controllerÛ0ethernet@fe300000rockchip,rk3399-gmac¬þ0¥Fmacirq8ÑighfjÕfM stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macð®‰
µstmmacethþÁokay"¦2input?defaultMWbrgmiikvŒ'u0¡±(ºmdiosnps,dwmac-mdio+phy@1¬¥
0dwmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ1@¥@ÃðÑ€ ÑîMœ biuciuciu-driveciu-sampleÑð®yµresetÁokayÜæ÷ %?defaultM!"#3dwmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ2@¥AÃðÑ€"ÍAë ÑÎLš› biuciuciu-driveciu-sampleÑð®zµresetÁokayÜæVh$q?defaultM%&'(3|)ˆ*sdhci@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1¬þ3¥•"NAëÂÑNð clk_xinclk_ahb×emmc_cardclockêŸ+¤phy_arasanð«Áokayܼ%ËÚ0–usb@fe380000
generic-ehci¬þ8¥ÑÈÉ, usbhostarbiterutmiŸ-¤usbÁokayusb@fe3a0000
generic-ohci¬þ:¥ÑÈÉ, usbhostarbiterutmiŸ-¤usbÁokayusb@fe3c0000
generic-ehci¬þ<�¥ÑÊË. usbhostarbiterutmiŸ/¤usbÁokayusb@fe3e0000
generic-ohci¬þ>¥ ÑÊË. usbhostarbiterutmiŸ/¤usbÁokayusb@fe800000rockchip,rk3399-dwc3+÷0уöøôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®% µusb3-otgÁokayusb@fe800000
snps,dwc3¬þ€¥iÑöƒ refbus_earlysuspendôotgŸ01¤usb2-phyusb3-phy
üutmi_wide>WxðÁokayusb@fe900000rockchip,rk3399-dwc3+÷0Ñ‚„÷øôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®& µusb3-otgÁokayusb@fe900000
snps,dwc3¬þ¥nÑ‚÷„ refbus_earlysuspendôhostŸ23¤usb2-phyusb3-phy
üutmi_wide>WxðÁokaydp@fec00000rockchip,rk3399-cdn-dp¬þÀ¥ "r¡Aõáë Ñru¡o core-clkpclkspdifgrfŸ45ð ®HJýµspdifdptxapbcoreþš Ádisabledportsport+endpoint@0¬«60¥endpoint@1¬«70Ÿinterrupt-controller@fee00000arm,gic-v3+÷ÛP¬þàþðÿðÿñÿò¥ 0interrupt-controller@fee20000arm,gic-v3-its»¬þâ0ppi-partitionsinterrupt-partition-0Ê0interrupt-partition-1Ê0saradc@ff100000rockchip,rk3399-saradc¬ÿ¥>ÓÑPe saradcapb_pclk®Ôµsaradc-apbÁokayå80Ái2c@ff110000rockchip,rk3399-i2c¬ÿ"AAëÂÑAU i2cpclk¥;?defaultM9+ÁokayÇ
@ñ–i2c@ff120000rockchip,rk3399-i2c¬ÿ"BAëÂÑBV i2cpclk¥#?defaultM:+Áokayi2c@ff130000rockchip,rk3399-i2c¬ÿ"CAëÂÑCW i2cpclk¥"?defaultM;+ Ádisabledi2c@ff140000rockchip,rk3399-i2c¬ÿ"DAëÂÑDX i2cpclk¥&?defaultM<�+ Ádisabledi2c@ff150000rockchip,rk3399-i2c¬ÿ"EAëÂÑEY i2cpclk¥%?defaultM=+ Ádisabledi2c@ff160000rockchip,rk3399-i2c¬ÿ"FAëÂÑFZ i2cpclk¥$?defaultM>+Áokay0¨serial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑQ` baudclkapb_pclk¥c *?defaultM?@AÁokaybluetoothbrcm,bcm43438-btÑB lpo7K$]$ l= ?defaultMCDEvF‚Gserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑRa baudclkapb_pclk¥b *?defaultMH Ádisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑSb baudclkapb_pclk¥d *?defaultMIÁokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑTc baudclkapb_pclk¥e *?defaultMJ Ádisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑG[ spiclkapb_pclk¥DK
K”txrx?defaultMLMNO+ Ádisabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑH\ spiclkapb_pclk¥5KK
”txrx?defaultMPQRS+ Ádisabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑI] spiclkapb_pclk¥4KK”txrx?defaultMTUVW+ Ádisabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑJ^ spiclkapb_pclk¥CKK”txrx?defaultMXYZ[+ Ádisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ ÑK_ spiclkapb_pclk¥„\\ ”txrx?defaultM]^_`ð+ Ádisabledthermal-zonescpužd´èÂatripscpu_alert0ÒpÞЧpassive0bcpu_alert1Ò$øÞЧpassive0ccpu_critÒsÞÐ §criticalcpu_warmÒÖØÞЧactive0dcpu_hotÒýèÞЧactive0fcooling-mapsmap0ébîÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1écHîÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap2édîeÿÿÿÿmap3éfîeÿÿÿÿgpužd´èÂatripsgpu_alert0Ò$øÞЧpassivegpu_critÒsÞÐ §criticaltsadc@ff260000rockchip,rk3399-tsadc¬ÿ&¥a"OAq°ÑOd tsadcapb_pclk®è
µtsadc-apbþýs?initdefaultsleepMghg(Áokay>U0aqos@ffa58000syscon¬ÿ¥€ 0pqos@ffa5c000syscon¬ÿ¥À 0qqos@ffa60080syscon¬ÿ¦€ qos@ffa60100syscon¬ÿ¦ qos@ffa60180syscon¬ÿ¦€ qos@ffa70000syscon¬ÿ§ 0tqos@ffa70080syscon¬ÿ§€ 0uqos@ffa74000syscon¬ÿ§@ 0rqos@ffa76000syscon¬ÿ§` 0sqos@ffa90000syscon¬ÿ© 0vqos@ffa98000syscon¬ÿ©€ 0iqos@ffaa0000syscon¬ÿª 0wqos@ffaa0080syscon¬ÿª€ 0xqos@ffaa8000syscon¬ÿª€ 0yqos@ffaa8080syscon¬ÿª€€ 0zqos@ffab0000syscon¬ÿ« 0jqos@ffab0080syscon¬ÿ«€ 0kqos@ffab8000syscon¬ÿ«€ 0lqos@ffac0000syscon¬ÿ¬ 0mqos@ffac0080syscon¬ÿ¬€ 0nqos@ffac8000syscon¬ÿ¬€ 0{qos@ffac8080syscon¬ÿ¬€€ 0|qos@ffad0000syscon¬ÿ 0}qos@ffad8080syscon¬ÿ€€ qos@ffae0000syscon¬ÿ® 0opower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd¬ÿ1power-controller!rockchip,rk3399-power-controllerp+0pd_iep@34¬"ÑáÝ„ipd_rga@33¬!ÑÜå„jkpd_vcodec@31¬Ñëê„lpd_vdu@32¬ Ñíì„mnpd_gpu@35¬#ÑЄopd_edp@25¬Ñlpd_emmc@23¬Ñð„ppd_gmac@22¬ÑÕf„qpd_sd@27¬ÑÎL„rpd_sdioaudio@28¬Ñî„spd_usb3@24¬Ñô„tupd_vio@15¬+pd_hdcp@21¬ÑÞçr„vpd_isp0@19¬Ñåß„wxpd_isp1@20¬Ñæà„yzpd_tcpc0@RK3399_PD_TCPC0¬Ñ~}pd_tcpc1@RK3399_PD_TCPC1¬ Ñ€pd_vo@16¬+pd_vopb@17¬ÑÙÙ„{|pd_vopl@18¬ÑÛÛ„}syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd¬ÿ2+0“io-domains&rockchip,rk3399-pmu-io-voltage-domainÁokay‹~spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ5Ñ spiclkapb_pclk¥<�?defaultM€‚ƒ+ Ádisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿ7Ñ" baudclkapb_pclk¥f *?defaultM„ Ádisabledi2c@ff3c0000rockchip,rk3399-i2c¬ÿ<�" AëÂÑ i2cpclk¥9?defaultM…+ÁokayÇ€ñ regulator@40silergy,syr827¬@š?defaultM†·ËÝ
ß4õã`
vdd_cpu_bè1F0regulator-state-mem<�regulator@41silergy,syr828¬Aš?defaultM‡·ËÝ
ß4õã`
vdd_gpuè1F0´regulator-state-mem<�pmic@1brockchip,rk808¬×xin32krtc_clko_wifiꈥ?defaultM‰Uv„FFœF¨F´FÀFÌFØFäFñFþF‚~0BregulatorsDCDC_REG1·ËÝq°õ™p
vdd_centerqregulator-state-mem<�DCDC_REG2·ËÝq°õ™p
vdd_cpu_lq0regulator-state-mem<�DCDC_REG3·Ë
vcc_ddrregulator-state-mem DCDC_REG4·ËÝw@õw@
vcc_1v80Gregulator-state-mem #w@LDO_REG1·ËÝw@õw@
vcc1v8_camregulator-state-mem<�LDO_REG2·ËÝ-ÆÀõ-ÆÀ
vcc3v0_touchregulator-state-mem<�LDO_REG3·ËÝw@õw@
vcc1v8_pmupllregulator-state-mem #w@LDO_REG4·Ë ?-ÆÀÝw@õ2Z
vcc_sdio0*regulator-state-mem #-ÆÀLDO_REG5·ËÝ-ÆÀõ-ÆÀ
vcca3v0_codecregulator-state-mem<�LDO_REG6·ËÝã`õã`
vcc_1v5regulator-state-mem #ã`LDO_REG7·ËÝw@õw@
vcca1v8_codec0”regulator-state-mem<�LDO_REG8·ËÝ-ÆÀõ-ÆÀ
vcc_3v00~regulator-state-mem #-ÆÀSWITCH_REG1·Ë
vcc3v3_s30regulator-state-mem<�SWITCH_REG2·Ë
vcc3v3_s0regulator-state-mem<�i2c@ff3d0000rockchip,rk3399-i2c¬ÿ="
AëÂÑ
i2cpclk¥8?defaultMŠ+ÁokayÇ€ñ typec-portc@22fcs,fusb302¬"ˆ¥?defaultM‹ XŒi2c@ff3e0000rockchip,rk3399-i2c¬ÿ>"AëÂÑ i2cpclk¥:?defaultM+ Ádisabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB d?defaultMŽÑ pwmÁokaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB d?defaultMÑ pwmÁokay0Ãpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB d?activeMÑ pwmÁokaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB0 d?defaultM‘Ñ pwm Ádisabledvideo-codec@ff650000rockchip,rk3399-vpu¬ÿe ¥rq
FvepuvdpuÑëê
aclkhclk o’ðiommu@ff650800rockchip,iommu¬ÿe@¥sFvpu_mmuÑëê aclkiface vð0’iommu@ff660480rockchip,iommu ¬ÿf€@ÿfÀ@¥u Fvdec_mmuÑíì aclkiface v Ádisablediommu@ff670800rockchip,iommu¬ÿg@¥*Fiep_mmuÑáÝ aclkiface v Ádisabledrga@ff680000rockchip,rk3399-rga¬ÿh¥7ÑÜåm aclkhclksclk®jgi
µcoreaxiahbð!efuse@ff690000rockchip,rk3399-efuse¬ÿi€+Ñ} pclk_efusecpu-id@7¬cpu-leakage@17¬gpu-leakage@18¬center-leakage@19¬cpu-leakage@1a¬logic-leakage@1b¬wafer-info@1c¬pmu-clock-controller@ff750000rockchip,rk3399-pmucru¬ÿuþ“ê ƒ"A(Jñ0clock-controller@ff760000rockchip,rk3399-cru¬ÿvþê ƒ€"ÀÀ@ÂÁBÉÂCãÞx@A#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€×„ׄëÂëÂ0syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd¬ÿw+0io-domains"rockchip,rk3399-io-voltage-domainÁokay G ” ª* ·~usb2-phy@e450rockchip,rk3399-usb2phy¬äPÑ{ phyclkê×clk_usbphy0_480mÁokay0,host-port Ç¥
FlinestateÁokayk•0-otg-port Ç0¥ghjFotg-bvalidotg-idlinestateÁokay00usb2-phy@e460rockchip,rk3399-usb2phy¬ä`Ñ| phyclkê×clk_usbphy1_480mÁokay0.host-port Ç¥
FlinestateÁokayk•0/otg-port Ç0¥lmoFotg-bvalidotg-idlinestateÁokay02phy@f780rockchip,rk3399-emmc-phy¬÷€$Ñ– emmcclk ÇÁokay0+pcie-phyrockchip,rk3399-pcie-phyÑŠ refclk Ç®‡ Ò2µphyÁokay§Aõá"Š0phy@ff7c0000rockchip,rk3399-typec-phy¬ÿ|Ñ~} tcpdcoretcpdphy-ref"~Aúð€ð®•”Lµuphyuphy-pipeuphy-tcphyþÁokaydp-port Ç04usb3-port Ç01phy@ff800000rockchip,rk3399-typec-phy¬ÿ€Ñ€ tcpdcoretcpdphy-ref"€Aúð€ð ®œMµuphyuphy-pipeuphy-tcphyþÁokaydp-port Ç05usb3-port Ç03watchdog@ff848000snps,dw-wdt¬ÿ„€Ñ|¥xrktimer@ff850000rockchip,rk3399-timer¬ÿ…¥QÑhZ pclktimerspdif@ff870000rockchip,rk3399-spdif¬ÿ‡¥B\”tx
mclkhclkÑU×?defaultM—ðš Ádisabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿˆþ¥'\\”txrx i2s_clki2s_hclkÑVÔ?defaultM˜ðš Ádisabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿ‰¥(\\”txrx i2s_clki2s_hclkÑWÕ?defaultM™ðš Ádisabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿŠ¥)\\”txrx i2s_clki2s_hclkÑXÖðš Ádisabled0¦vop@ff8f0000rockchip,rk3399-vop-lit¬ÿ>ü¥w"ÛÛAׄõáÑÛµÛ aclk_vopdclk_vophclk_vop ošð®
µaxiahbdclkÁokayport+0endpoint@0¬«›0endpoint@1¬«œ0²endpoint@2¬«0«endpoint@3¬«ž0¯endpoint@4¬«Ÿ07iommu@ff8f3f00rockchip,iommu¬ÿ?¥w Fvopl_mmuÑÛÛ aclkifaceð vÁokay0švop@ff900000rockchip,rk3399-vop-big¬ÿ>ü¥v"ÙÙAׄõáÑÙ´Ù aclk_vopdclk_vophclk_vop o ð®
µaxiahbdclkÁokayport+0endpoint@0¬«¡0±endpoint@1¬«¢0¬endpoint@2¬«£0ªendpoint@3¬«¤0®endpoint@4¬«¥06iommu@ff903f00rockchip,iommu¬ÿ?¥v Fvopb_mmuÑÙÙ aclkifaceð vÁokay0 iommu@ff914000rockchip,iommu ¬ÿ‘@ÿ‘P¥+ Fisp0_mmuÑéã aclkiface vð æiommu@ff924000rockchip,iommu ¬ÿ’@ÿ’P¥, Fisp1_mmuÑêä aclkiface vð æhdmi-soundsimple-audio-card
i2s
4hdmi-sound Ádisabledsimple-audio-card,cpu
K¦simple-audio-card,codec
K§hdmi@ff940000rockchip,rk3399-dw-hdmi¬ÿ”¥(Ñtqop iahbisfrvpllgrfcecð*þšÁokay
U¨?defaultM©0§portsport+endpoint@0¬«ª0£endpoint@1¬««0mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€¥- Ñ¢p£o refpclkphy_cfggrfð®ûµapbþ+ Ádisabledports+port@0¬+endpoint@0¬«¬0¢endpoint@1¬«0›mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€€¥. Ñ¢q¤o refpclkphy_cfggrfð®üµapbþ+ Ádisabledports+port@0¬+endpoint@0¬«®0¤endpoint@1¬«¯0žedp@ff970000rockchip,rk3399-edp¬ÿ—€¥
Ñjlo dppclkgrf?defaultM°ð®µdpþ Ádisabledports+port@0¬+endpoint@0¬«±0¡endpoint@1¬«²0œgpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860¬ÿš0¥FjobmmugpuÑÐð#Áokay³
a´pinctrlrockchip,rk3399-pinctrlþ
m“+÷gpio0@ff720000rockchip,gpio-bank¬ÿrÑ¥
z
ŠÛ0$gpio1@ff730000rockchip,gpio-bank¬ÿsÑ¥
z
ŠÛ0ˆgpio2@ff780000rockchip,gpio-bank¬ÿxÑP¥
z
ŠÛ0gpio3@ff788000rockchip,gpio-bank¬ÿx€ÑQ¥
z
ŠÛ0gpio4@ff790000rockchip,gpio-bank¬ÿyÑR¥
z
ŠÛ0¼pcfg-pull-up
–0¸pcfg-pull-down
£0¹pcfg-pull-none
²0µpcfg-pull-none-12ma
²
¿0·pcfg-pull-none-13ma
²
¿
0¶pcfg-pull-none-18ma
²
¿pcfg-pull-none-20ma
²
¿pcfg-pull-up-2ma
–
¿pcfg-pull-up-8ma
–
¿pcfg-pull-up-18ma
–
¿pcfg-pull-up-20ma
–
¿pcfg-pull-down-4ma
£
¿pcfg-pull-down-8ma
£
¿pcfg-pull-down-12ma
£
¿pcfg-pull-down-18ma
£
¿pcfg-pull-down-20ma
£
¿pcfg-output-high
Îpcfg-output-low
Úclockclk-32k
åµedpedp-hpd
åµ0°gmacrgmii-pinsð
嶵
µ¶µ µµµµ¶¶µµ¶¶0rmii-pins
å
µ¶µ
µ µµµµ¶¶i2c0i2c0-xfer
åµµ0…i2c1i2c1-xfer
åµµ09i2c2i2c2-xfer
å··0:i2c3i2c3-xfer
åµµ0;i2c4i2c4-xfer
åµµ0Ši2c5i2c5-xfer
åµ
µ0<�i2c6i2c6-xfer
å
µ µ0=i2c7i2c7-xfer
åµµ0>i2c8i2c8-xfer
åµµ0i2s0i2s0-2ch-bus`
åµµµµµµi2s0-8ch-bus
åµµµµµµµµµ0˜i2s1i2s1-2ch-busP
åµµµµµ0™sdio0sdio0-bus1
å¸sdio0-bus4@
常¸¸0!sdio0-cmd
å¸0"sdio0-clk
åµ0#sdio0-cd
å¸sdio0-pwr
å¸sdio0-bkpwr
å¸sdio0-wp
å¸sdio0-int
å¸sdmmcsdmmc-bus1
å¸sdmmc-bus4@
å¸ ¸
¸¸0%sdmmc-clk
åµ0&sdmmc-cmd
å
¸0'sdmmc-cd
å¸sdmmc-wp
å¸sdmmc0-det-l
å¸0(sdmmc0-pwr-h
åµ0»sleepap-pwroff
åµddrio-pwroff
åµspdifspdif-bus
åµ0—spdif-bus-1
åµspi0spi0-clk
å¸0Lspi0-cs0
å¸0Ospi0-cs1
å¸spi0-tx
å¸0Mspi0-rx
å¸0Nspi1spi1-clk
å ¸0Pspi1-cs0
å
¸0Sspi1-rx
å¸0Rspi1-tx
å¸0Qspi2spi2-clk
å¸0Tspi2-cs0
å¸0Wspi2-rx
å ¸0Vspi2-tx
å
¸0Uspi3spi3-clk
å¸0€spi3-cs0
å¸0ƒspi3-rx
å¸0‚spi3-tx
å¸0spi4spi4-clk
å¸0Xspi4-cs0
å¸0[spi4-rx
å¸0Zspi4-tx
å¸0Yspi5spi5-clk
å¸0]spi5-cs0
å¸0`spi5-rx
å¸0_spi5-tx
å¸0^testclktest-clkout0
åµtest-clkout1
åµtest-clkout2
åµtsadcotp-gpio
åµ0gotp-out
åµ0huart0uart0-xfer
帵0?uart0-cts
åµ0Auart0-rts
åµ0@uart1uart1-xfer
å¸
µ0Huart2auart2a-xfer
å¸ µuart2buart2b-xfer
帵uart2cuart2c-xfer
帵0Iuart3uart3-xfer
帵0Juart3-cts
åµuart3-rts
åµuart4uart4-xfer
帵0„uarthdcpuarthdcp-xfer
帵pwm0pwm0-pin
åµ0Žpwm0-pin-pull-down
å¹vop0-pwm-pin
åµvop1-pwm-pin
åµpwm1pwm1-pin
åµ0pwm1-pin-pull-down
å¹pwm2pwm2-pin
åµpwm2-pin-pull-down
å¹0pwm3apwm3a-pin
åµ0‘pwm3bpwm3b-pin
åµhdmihdmi-i2c-xfer
åµµhdmi-cec
åµ0©pciepci-clkreqn-cpm
åµpci-clkreqnb-cpm
åµfusb30xfusb0-int
å¸0‹gpio-ledsleds-gpio
å
µ0¿phyphy-intb
å
¸0phy-rstb
åµ0pmiccpu-b-sleep
å¹0†gpu-sleep
å¹0‡pmic-int-l
å¸0‰rockchip-keypower-key
å¸0¾sdiobt-host-wake-l
åµ0Dbt-reg-on-h
å µ0Cbt-wake-l
åµ0Ewifi-reg_on-h
å
µ0Àirir-rx
åµ0Âopp-table0operating-points-v2
ó0opp00
þQ–5œ@opp01
þ#ÃF5opp02
þ0£,øPopp03
þ<ÜHopp04
þG†ŒB@opp05
þTfr*ˆopp-table1operating-points-v2
ó0
opp00
þQ–5œ@opp01
þ#ÃF5opp02
þ0£,–¨opp03
þ<Ü
Yøopp04
þG†Œ~ðopp05
þTfr£èopp06
þ_Ø"Èàopp07
þkIÒO€opp-table2operating-points-v20³opp00
þëÂ5opp01
þ³Ü@5opp02
þׄ–¨opp03
þÍe
Yøopp04
þ#ÃFHopp05
þ/¯Èàchosen$serial2:1500000n8external-gmac-clockfixed-clockÇsY@×clkin_gmacê0vcc3v3-sysregulator-fixed·ËÝ2Z õ2Z
vcc3v3_sys1º0Fvcc5v0-sysregulator-fixed·ËÝLK@õLK@
vcc5v0_sys1º0½vcc1v8-s3regulator-fixed·ËÝw@õw@
vcc1v8_s31G08vcc3v0-sdregulator-fixed0¬$?defaultM»·Ý-ÆÀõ-ÆÀ
vcc3v0_sd1F0)vbus-typecregulator-fixedÝLK@õLK@
vbus_typec0˼1½0Œgpio-keys
gpio-keysC?defaultM¾powerNdË$`GPIO Key Powerftvgpio-leds
gpio-leds?defaultM¿statusË$
`status_led
qheartbeatsdio-pwrseqmmc-pwrseq-simpleÑB
ext_clock?defaultMÀ‡$
0 vcc12v0-sysregulator-fixed·Ëõ·Ý·
vcc12v0_sys0ºvcc5v0-host0regulator-fixed·Ë
vcc5v0_host01½0•adc-keys adc-keys“ÁŸbuttons°w@Êdrecovery `RecoveryfhØFPir-receivergpio-ir-receiverË$?defaultMÂpwm-fanpwm-fanòÿغÃÃP0e compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usportsinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsranges#dma-cellsclock-namesreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapphysphy-namesresetsreset-namesstatusep-gpiosnum-lanesinterrupt-controllerpower-domainsrockchip,grfassigned-clock-parentsassigned-clocksclock_in_outpinctrl-namespinctrl-0phy-handlephy-modephy-supplysnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wpvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs200-1_8vmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controlleraffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyfcs,suspend-voltage-selectorregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-ramp-delayvin-supplyregulator-off-in-suspendrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-on-in-suspendregulator-suspend-microvoltregulator-init-microvoltvbus-supply#pwm-cellsiommus#iommu-cells#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplyrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowrockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathenable-active-highautorepeatdebounce-intervallabellinux,codelinux,default-triggerreset-gpiosio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervalpress-threshold-microvoltcooling-levelsfan-supplypwms