Ð þíÐã8ÅÐ( Řleez,p710rockchip,rk3399 +7Leez RK3399 P710aliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000„/serial@ff1a0000Œ/serial@ff1b0000”/serial@ff370000cpus+cpu-mapcluster0core0œcore1œcore2œcore3œcluster1core0œcore1œcpu@0 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@1 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@2 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@3 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@100 cpuarm,cortex-a72¬°psci¾Ñ Øç´  %0cpu@101 cpuarm,cortex-a72¬°psci¾Ñ Øç´  %0idle-states8pscicpu-sleeparm,idle-stateEVmx~úŽ„0 cluster-sleeparm,idle-stateEVm~ôŽÐ0 display-subsystemrockchip,display-subsystemŸpmu_a53arm,cortex-a53-pmu¥pmu_a72arm,cortex-a72-pmu¥psci arm,psci-1.0·smctimerarm,armv8-timer@¥   °xin24m fixed-clockÇn6×xin24mêamba simple-bus+÷dma-controller@ff6d0000arm,pl330arm,primecell¬ÿm@ ¥þÑÓ  apb_pclk0Vdma-controller@ff6e0000arm,pl330arm,primecell¬ÿn@ ¥þÑÔ  apb_pclk0Epcie@f8000000rockchip,rk3399-pcie ¬øýaxi-baseapb-base+0<� ÑÅÄG  aclkaclk-perfhclkpm0¥123FsyslegacyclientV`iwˆ— Ÿ,¤pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38÷ƒúúàûàûà8®‚ƒ„…†€(µcoremgmtmgmt-stickypipepmpclkaclk Ádisabledinterrupt-controllerÈ0ethernet@fe300000rockchip,rk3399-gmac¬þ0¥ Fmacirq8ÑighfjÕfM stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macÝ®‰ µstmmacethëÁokayø¦input,7rgmii@defaultN Xh ~'ÃP“(œdwmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ1@¥@¥ðÑ€ ÑîMœ biuciuciu-driveciu-sample³Ý®yµresetÁokay+¾Çúð€ÈÕæü@default Nwifi@1brcm,bcm4329-fmac¬ ¥ Fhost-wake@defaultN!dwmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ2@¥A¥ðÑ€øÍ# ë ÑÎLš› biuciuciu-driveciu-sample³Ý®zµresetÁokay¾8Õ J S@defaultN"#$%sdhci@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1¬þ3¥ ^øN# ëÂÑNð clk_xinclk_ahb×emmc_cardclockêŸ& ¤phy_arasanÝtÁokay¾…”0Žusb@fe380000 generic-ehci¬þ8¥ÑÈÉ' usbhostarbiterutmiŸ(¤usbÁokayusb@fe3a0000 generic-ohci¬þ:¥ÑÈÉ' usbhostarbiterutmiŸ(¤usbÁokayusb@fe3c0000 generic-ehci¬þ<�¥ÑÊË) usbhostarbiterutmiŸ*¤usbÁokayusb@fe3e0000 generic-ohci¬þ>¥ ÑÊË) usbhostarbiterutmiŸ*¤usbÁokayusb@fe800000rockchip,rk3399-dwc3+÷0сƒöøôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®% µusb3-otgÁokayusb@fe800000 snps,dwc3¬þ€¥iсöƒ refbus_earlysuspend®otgŸ+,¤usb2-phyusb3-phy ¶utmi_wide¿×ø2ÝÁokayusb@fe900000rockchip,rk3399-dwc3+÷0Ñ‚„÷øôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®& µusb3-otgÁokayusb@fe900000 snps,dwc3¬þ¥nÑ‚÷„ refbus_earlysuspend®hostŸ-.¤usb2-phyusb3-phy ¶utmi_wide¿×ø2ÝÁokaydp@fec00000rockchip,rk3399-cdn-dp¬þÀ¥ ør¡#õá ë Ñru¡o core-clkpclkspdifgrfŸ/0Ý ®HJýµspdifdptxapbcoreëT Ádisabledportsport+endpoint@0¬e10endpoint@1¬e20—interrupt-controller@fee00000 arm,gic-v3+÷ÈP¬þàþð ÿðÿñÿò¥ 0interrupt-controller@fee20000arm,gic-v3-itsu¬þâ0ppi-partitionsinterrupt-partition-0„0interrupt-partition-1„0saradc@ff100000rockchip,rk3399-saradc¬ÿ¥>ÑPe saradcapb_pclk®Ô µsaradc-apbÁokayŸ3i2c@ff110000rockchip,rk3399-i2c¬ÿøA# ëÂÑAU  i2cpclk¥;@defaultN4+Áokay«,Âi2c@ff120000rockchip,rk3399-i2c¬ÿøB# ëÂÑBV  i2cpclk¥#@defaultN5+ Ádisabledi2c@ff130000rockchip,rk3399-i2c¬ÿøC# ëÂÑCW  i2cpclk¥"@defaultN6+Áokay«ÂÂi2c@ff140000rockchip,rk3399-i2c¬ÿøD# ëÂÑDX  i2cpclk¥&@defaultN7+ Ádisabledi2c@ff150000rockchip,rk3399-i2c¬ÿøE# ëÂÑEY  i2cpclk¥%@defaultN8+ Ádisabledi2c@ff160000rockchip,rk3399-i2c¬ÿøF# ëÂÑFZ  i2cpclk¥$@defaultN9+Áokay0 serial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑQ` baudclkapb_pclk¥cÚä@default N:;<�Áokaybluetoothbrcm,bcm43438-btÑ=  ext_clock ñ>    @default N?@Aserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑRa baudclkapb_pclk¥bÚä@defaultNB Ádisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑSb baudclkapb_pclk¥dÚä@defaultNCÁokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑTc baudclkapb_pclk¥eÚä@defaultND Ádisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑG[ spiclkapb_pclk¥D&E E +txrx@defaultNFGHI+ Ádisabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑH\ spiclkapb_pclk¥5&E E +txrx@defaultNJKLM+ Ádisabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑI] spiclkapb_pclk¥4&EE+txrx@defaultNNOPQ+ Ádisabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑJ^ spiclkapb_pclk¥C&EE+txrx@defaultNRSTU+ Ádisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ ÑK_ spiclkapb_pclk¥„&VV +txrx@defaultNWXYZÝ+ Ádisabledthermal-zonescpu5dKèY[tripscpu_alert0ipuЧpassive0\cpu_alert1i$øuЧpassive0]cpu_critisuÐ §criticalcooling-mapsmap0€\…ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1€]H…ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu5dKèY[tripsgpu_alert0i$øuЧpassivegpu_critisuÐ §criticaltsadc@ff260000rockchip,rk3399-tsadc¬ÿ&¥aøO# q°ÑOd tsadcapb_pclk®è µtsadc-apbë”s@initdefaultsleepN^«_µ^¿ÁokayÕì0[qos@ffa58000syscon¬ÿ¥€ 0gqos@ffa5c000syscon¬ÿ¥À 0hqos@ffa60080syscon¬ÿ¦€ qos@ffa60100syscon¬ÿ¦ qos@ffa60180syscon¬ÿ¦€ qos@ffa70000syscon¬ÿ§ 0kqos@ffa70080syscon¬ÿ§€ 0lqos@ffa74000syscon¬ÿ§@ 0iqos@ffa76000syscon¬ÿ§` 0jqos@ffa90000syscon¬ÿ© 0mqos@ffa98000syscon¬ÿ©€ 0`qos@ffaa0000syscon¬ÿª 0nqos@ffaa0080syscon¬ÿª€ 0oqos@ffaa8000syscon¬ÿª€ 0pqos@ffaa8080syscon¬ÿª€€ 0qqos@ffab0000syscon¬ÿ« 0aqos@ffab0080syscon¬ÿ«€ 0bqos@ffab8000syscon¬ÿ«€ 0cqos@ffac0000syscon¬ÿ¬ 0dqos@ffac0080syscon¬ÿ¬€ 0eqos@ffac8000syscon¬ÿ¬€ 0rqos@ffac8080syscon¬ÿ¬€€ 0sqos@ffad0000syscon¬ÿ­ 0tqos@ffad8080syscon¬ÿ­€€ qos@ffae0000syscon¬ÿ® 0fpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd¬ÿ1power-controller!rockchip,rk3399-power-controller+0pd_iep@34¬"ÑáÝ`pd_rga@33¬!ÑÜåabpd_vcodec@31¬Ñëêcpd_vdu@32¬ Ñíìdepd_gpu@35¬#ÑÐfpd_edp@25¬Ñlpd_emmc@23¬Ñðgpd_gmac@22¬ÑÕfhpd_sd@27¬ÑÎLipd_sdioaudio@28¬Ñîjpd_usb3@24¬Ñôklpd_vio@15¬+pd_hdcp@21¬ÑÞçrmpd_isp0@19¬Ñåßnopd_isp1@20¬Ñæàpqpd_tcpc0@RK3399_PD_TCPC0¬Ñ~}pd_tcpc1@RK3399_PD_TCPC1¬ Ñ€pd_vo@16¬+pd_vopb@17¬ÑÙÙrspd_vopl@18¬ÑÛÛtsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd¬ÿ2+0Šio-domains&rockchip,rk3399-pmu-io-voltage-domainÁokay"uspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ5Ñvv spiclkapb_pclk¥<�@defaultNwxyz+ Ádisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿ7Ñvv" baudclkapb_pclk¥fÚä@defaultN{ Ádisabledi2c@ff3c0000rockchip,rk3399-i2c¬ÿ<�øv # ëÂÑv v  i2cpclk¥9@defaultN|+ÁokayÇ€«¨Âpmic@1brockchip,rk808¬ }¥ê×xin32krk808-clkout2@defaultN~1R`lx„œ¨€´ÀÍÚ€ç30=regulatorsDCDC_REG1 ôvdd_center) q°A™pYqregulator-state-memnDCDC_REG2 ôvdd_cpu_l) q°A™pYq0 regulator-state-memnDCDC_REG3ôvcc_ddrregulator-state-mem‡DCDC_REG4ôvcc_1v8)w@Aw@03regulator-state-mem‡Ÿw@LDO_REG1 ôvcc1v8_dvp)w@Aw@0‹regulator-state-memnLDO_REG2 ôvcc1v8_hdmi)w@Aw@regulator-state-memnLDO_REG3 ôvcca_1v8)w@Aw@regulator-state-mem‡Ÿw@LDO_REG4 ôvccio_sd)-ÆÀA-ÆÀ0Œregulator-state-mem‡Ÿ-ÆÀLDO_REG5ôvcca3v0_codec)-ÆÀA-ÆÀregulator-state-memnLDO_REG6ôvcc_1v5)ã`Aã`regulator-state-mem‡Ÿã`LDO_REG7 ôvcc0v9_hdmi) » A » regulator-state-memnLDO_REG8ôvcc_3v0)-ÆÀA-ÆÀ0uregulator-state-mem‡Ÿ-ÆÀregulator@40silergy,syr827¬@»@defaultN ôvdd_cpu_b) ß4Aã`YèØ0regulator-state-memnregulator@41silergy,syr828¬A»@defaultN‚ôvdd_gpu) ß4Aã`YèØ0¬regulator-state-memni2c@ff3d0000rockchip,rk3399-i2c¬ÿ=øv # ëÂÑv v  i2cpclk¥8@defaultNƒ+Áokay«XÂi2c@ff3e0000rockchip,rk3399-i2c¬ÿ>øv # ëÂÑv v  i2cpclk¥:@defaultN„+ Ádisabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿBã@defaultN…Ñv pwm Ádisabledpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿBã@defaultN†Ñv pwm Ádisabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB ã@defaultN‡Ñv pwmÁokay0µpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB0ã@defaultNˆÑv pwm Ádisabledvideo-codec@ff650000rockchip,rk3399-vpu¬ÿe ¥rq FvepuvdpuÑëê  aclkhclkî‰Ýiommu@ff650800rockchip,iommu¬ÿe@¥sFvpu_mmuÑëê  aclkifaceõÝ0‰iommu@ff660480rockchip,iommu ¬ÿf€@ÿfÀ@¥u Fvdec_mmuÑíì  aclkifaceõ Ádisablediommu@ff670800rockchip,iommu¬ÿg@¥*Fiep_mmuÑáÝ  aclkifaceõ Ádisabledrga@ff680000rockchip,rk3399-rga¬ÿh¥7ÑÜåm aclkhclksclk®jgi µcoreaxiahbÝ!efuse@ff690000rockchip,rk3399-efuse¬ÿi€+Ñ}  pclk_efusecpu-id@7¬cpu-leakage@17¬gpu-leakage@18¬center-leakage@19¬cpu-leakage@1a¬logic-leakage@1b¬wafer-info@1c¬pmu-clock-controller@ff750000rockchip,rk3399-pmucru¬ÿuëŠê øv#(Jñ0vclock-controller@ff760000rockchip,rk3399-cru¬ÿvëê €øÀÀ@ÂÁBÉÂCãÞx@##g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂ0syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd¬ÿw+0io-domains"rockchip,rk3399-io-voltage-domainÁokay ‹ 3 )Œ 6uusb2-phy@e450rockchip,rk3399-usb2phy¬äPÑ{ phyclkê×clk_usbphy0_480mÁokay0'host-port F¥ FlinestateÁokay,0(otg-port F0¥ghjFotg-bvalidotg-idlinestateÁokay0+usb2-phy@e460rockchip,rk3399-usb2phy¬ä`Ñ| phyclkê×clk_usbphy1_480mÁokay0)host-port F¥ FlinestateÁokay,0*otg-port F0¥lmoFotg-bvalidotg-idlinestateÁokay0-phy@f780rockchip,rk3399-emmc-phy¬÷€$ÑŽ emmcclk FÁokay0&pcie-phyrockchip,rk3399-pcie-phyÑŠ refclk F®‡ Q2µphy Ádisabled0phy@ff7c0000rockchip,rk3399-typec-phy¬ÿ|Ñ~} tcpdcoretcpdphy-refø~#úð€Ý®•”Lµuphyuphy-pipeuphy-tcphyëÁokaydp-port F0/usb3-port F0,phy@ff800000rockchip,rk3399-typec-phy¬ÿ€Ñ€ tcpdcoretcpdphy-refø€#úð€Ý ®œMµuphyuphy-pipeuphy-tcphyëÁokaydp-port F00usb3-port F0.watchdog@ff848000 snps,dw-wdt¬ÿ„€Ñ|¥xrktimer@ff850000rockchip,rk3399-timer¬ÿ…¥QÑhZ  pclktimerspdif@ff870000rockchip,rk3399-spdif¬ÿ‡¥B&V+tx  mclkhclkÑU×@defaultNÝT Ádisabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿˆë¥'&VV+txrx i2s_clki2s_hclkÑVÔ@defaultNÝTÁokay e €i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿ‰¥(&VV+txrx i2s_clki2s_hclkÑWÕ@defaultN‘ÝTÁokay e €i2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿŠ¥)&VV+txrx i2s_clki2s_hclkÑXÖÝTÁokay0žvop@ff8f0000rockchip,rk3399-vop-lit¬ÿ>ü¥wøÛÛ#ׄõáÑÛµÛ aclk_vopdclk_vophclk_vopî’Ý® µaxiahbdclkÁokayport+0endpoint@0¬e“0¥endpoint@1¬e”0ªendpoint@2¬e•0£endpoint@3¬e–0§endpoint@4¬e—02iommu@ff8f3f00rockchip,iommu¬ÿ?¥w Fvopl_mmuÑÛÛ  aclkifaceÝõÁokay0’vop@ff900000rockchip,rk3399-vop-big¬ÿ>ü¥vøÙÙ#ׄõáÑÙ´Ù aclk_vopdclk_vophclk_vopî˜Ý® µaxiahbdclkÁokayport+0endpoint@0¬e™0©endpoint@1¬eš0¤endpoint@2¬e›0¢endpoint@3¬eœ0¦endpoint@4¬e01iommu@ff903f00rockchip,iommu¬ÿ?¥v Fvopb_mmuÑÙÙ  aclkifaceÝõÁokay0˜iommu@ff914000rockchip,iommu ¬ÿ‘@ÿ‘P¥+ Fisp0_mmuÑéã  aclkifaceõÝ šiommu@ff924000rockchip,iommu ¬ÿ’@ÿ’P¥, Fisp1_mmuÑêä  aclkifaceõÝ šhdmi-soundsimple-audio-card µi2s Î èhdmi-soundÁokaysimple-audio-card,cpu ÿžsimple-audio-card,codec ÿŸhdmi@ff940000rockchip,rk3399-dw-hdmi¬ÿ”¥(Ñtqop iahbisfrvpllgrfcecÝäëTÁokay  @defaultN¡0Ÿportsport+endpoint@0¬e¢0›endpoint@1¬e£0•mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€¥- Ñ¢p£o refpclkphy_cfggrfÝ®ûµapbë+ Ádisabledports+port@0¬+endpoint@0¬e¤0šendpoint@1¬e¥0“mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€€¥. Ñ¢q¤o refpclkphy_cfggrfÝ®üµapbë+ Ádisabledports+port@0¬+endpoint@0¬e¦0œendpoint@1¬e§0–edp@ff970000rockchip,rk3399-edp¬ÿ—€¥ Ñjlo  dppclkgrf@defaultN¨Ý®µdpë Ádisabledports+port@0¬+endpoint@0¬e©0™endpoint@1¬eª0”gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860¬ÿš0¥ FjobmmugpuÑÐÝ#Áokay« ¬pinctrlrockchip,rk3399-pinctrlë !Š+÷gpio0@ff720000rockchip,gpio-bank¬ÿrÑv¥ . >È0 gpio1@ff730000rockchip,gpio-bank¬ÿsÑv¥ . >È0}gpio2@ff780000rockchip,gpio-bank¬ÿxÑP¥ . >È0>gpio3@ff788000rockchip,gpio-bank¬ÿx€ÑQ¥ . >È0gpio4@ff790000rockchip,gpio-bank¬ÿyÑR¥ . >Èpcfg-pull-up J0°pcfg-pull-down W0±pcfg-pull-none f0­pcfg-pull-none-12ma f s 0¯pcfg-pull-none-13ma f s 0®pcfg-pull-none-18ma f spcfg-pull-none-20ma f spcfg-pull-up-2ma J spcfg-pull-up-8ma J spcfg-pull-up-18ma J spcfg-pull-up-20ma J spcfg-pull-down-4ma W spcfg-pull-down-8ma W spcfg-pull-down-12ma W s pcfg-pull-down-18ma W spcfg-pull-down-20ma W spcfg-output-high ‚pcfg-output-low Žclockclk-32k ™­edpedp-hpd ™­0¨gmacrgmii-pinsð ™®­ ­ ® ­ ­­­­®®­­®®0rmii-pins  ™ ­ ® ­ ­ ­­­­®®i2c0i2c0-xfer ™­­0|i2c1i2c1-xfer ™­­04i2c2i2c2-xfer ™¯¯05i2c3i2c3-xfer ™­­06i2c4i2c4-xfer ™ ­ ­0ƒi2c5i2c5-xfer ™ ­ ­07i2c6i2c6-xfer ™ ­ ­08i2c7i2c7-xfer ™­­09i2c8i2c8-xfer ™­­0„i2s0i2s0-2ch-bus` ™­­­­­­i2s0-8ch-bus ™­­­­­­­­­0i2s1i2s1-2ch-busP ™­­­­­0‘sdio0sdio0-bus1 ™°sdio0-bus4@ ™°°°°0sdio0-cmd ™°0sdio0-clk ™­0sdio0-cd ™°sdio0-pwr ™°sdio0-bkpwr ™°sdio0-wp ™°sdio0-int ™°sdmmcsdmmc-bus1 ™°sdmmc-bus4@ ™° ° ° °0%sdmmc-clk ™ ­0"sdmmc-cmd ™ °0$sdmmc-cd ™°0#sdmmc-wp ™°sleepap-pwroff ™­ddrio-pwroff ™­spdifspdif-bus ™­0spdif-bus-1 ™­spi0spi0-clk ™°0Fspi0-cs0 ™°0Ispi0-cs1 ™°spi0-tx ™°0Gspi0-rx ™°0Hspi1spi1-clk ™ °0Jspi1-cs0 ™ °0Mspi1-rx ™°0Lspi1-tx ™°0Kspi2spi2-clk ™ °0Nspi2-cs0 ™ °0Qspi2-rx ™ °0Pspi2-tx ™ °0Ospi3spi3-clk ™°0wspi3-cs0 ™°0zspi3-rx ™°0yspi3-tx ™°0xspi4spi4-clk ™°0Rspi4-cs0 ™°0Uspi4-rx ™°0Tspi4-tx ™°0Sspi5spi5-clk ™°0Wspi5-cs0 ™°0Zspi5-rx ™°0Yspi5-tx ™°0Xtestclktest-clkout0 ™­test-clkout1 ™­test-clkout2 ™­tsadcotp-gpio ™­0^otp-out ™­0_uart0uart0-xfer ™°­0:uart0-cts ™­0;uart0-rts ™­0<�uart1uart1-xfer ™ ° ­0Buart2auart2a-xfer ™° ­uart2buart2b-xfer ™°­uart2cuart2c-xfer ™°­0Cuart3uart3-xfer ™°­0Duart3-cts ™­uart3-rts ™­uart4uart4-xfer ™°­0{uarthdcpuarthdcp-xfer ™°­pwm0pwm0-pin ™­0…pwm0-pin-pull-down ™±vop0-pwm-pin ™­vop1-pwm-pin ™­pwm1pwm1-pin ™­0†pwm1-pin-pull-down ™±pwm2pwm2-pin ™­0‡pwm2-pin-pull-down ™±pwm3apwm3a-pin ™­0ˆpwm3bpwm3b-pin ™­hdmihdmi-i2c-xfer ™­­hdmi-cec ™­0¡pciepci-clkreqn-cpm ™­pci-clkreqnb-cpm ™­btbt-reg-on-h ™ ­0Abt-host-wake-l ™­0?bt-wake-l ™­0@pmicpmic-int-l ™°0~vsel1-gpio ™±0vsel2-gpio ™±0‚usb2vcc5v0-host3-en ™­0³wifiwifi-reg-on-h ™ ­0²wifi-host-wake-l ™­0!opp-table0operating-points-v2 §0 opp00 ²Q– ¹ 5 Çœ@opp01 ²#ÃF ¹ 5opp02 ²0£, ¹ øPopp03 ²<Ü ¹Hopp04 ²G†Œ ¹B@opp05 ²Tfr ¹*ˆopp-table1operating-points-v2 §0 opp00 ²Q– ¹ 5 Çœ@opp01 ²#ÃF ¹ 5opp02 ²0£, ¹ –¨opp03 ²<Ü ¹ Yøopp04 ²G†Œ ¹~ðopp05 ²Tfr ¹£èopp06 ²_Ø" ¹Èàopp07 ²kIÒ ¹O€opp-table2operating-points-v20«opp00 ² ë ¹ 5opp01 ²³Ü@ ¹ 5opp02 ²ׄ ¹ –¨opp03 ²Íe ¹ Yøopp04 ²#ÃF ¹Hopp05 ²/¯ ¹Èàchosen Øserial2:1500000n8external-gmac-clock fixed-clockÇsY@ ×clkin_gmacê0sdio-pwrseqmmc-pwrseq-simpleÑ=  ext_clock@defaultN² ä 0dc5v-adpregulator-fixed ôdc5v_adapter)LK@ALK@0´vcc3v3-lanregulator-fixed ôvcc3v3_lan)2Z A2Z  ð€0vcc3v3-sysregulator-fixed ôvcc3v3_sys)2Z A2Z Ø0€vcc5v0-hostregulator-fixed ôvcc5v0_host)Sì`ASì`Ø0vcc5v0-host3regulator-fixed ôvcc5v0_host3 û c>@defaultN³Øvcc5v0-sysregulator-fixed ôvcc5v0_sys)LK@ALK@Ø´0vdd-logpwm-regulator µa¨ôvdd_log) 5A\ÀØ compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usportsinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsranges#dma-cellsclock-namesreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapphysphy-namesresetsreset-namesstatusinterrupt-controllerpower-domainsrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modepinctrl-namespinctrl-0snps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controlleraffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cellsiommus#iommu-cells#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplyrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowrockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathreset-gpiosvim-supplyenable-active-highpwms