Ð
þíÙg8Í`(Í(khadas,edgerockchip,rk3399+7Khadas Edgealiases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000„/serial@ff1a0000Œ/serial@ff1b0000”/serial@ff370000cpus+cpu-mapcluster0core0œcore1œcore2œcore3œcluster1core0œcore1œcpu@0 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@1 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@2 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@3 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@100 cpuarm,cortex-a72¬°psci¾Ñ Øç´
%0cpu@101 cpuarm,cortex-a72¬°psci¾Ñ Øç´
%0idle-states8pscicpu-sleeparm,idle-stateEVmx~úŽ„0 cluster-sleeparm,idle-stateEVm~ôŽÐ0
display-subsystemrockchip,display-subsystemŸpmu_a53arm,cortex-a53-pmu¥pmu_a72arm,cortex-a72-pmu¥psci
arm,psci-1.0·smctimerarm,armv8-timer@¥
°xin24mfixed-clockÇn6×xin24mêambasimple-bus+÷dma-controller@ff6d0000arm,pl330arm,primecell¬ÿm@ ¥þÑÓ apb_pclk0Xdma-controller@ff6e0000arm,pl330arm,primecell¬ÿn@ ¥þÑÔ apb_pclk0Gpcie@f8000000rockchip,rk3399-pcie ¬øýaxi-baseapb-base+0<� ÑÅÄG aclkaclk-perfhclkpm0¥123FsyslegacyclientV`iwˆ— Ÿ,¤pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38÷ƒúúàûàûà8®‚ƒ„…†€(µcoremgmtmgmt-stickypipepmpclkaclk Ádisabledinterrupt-controllerÈ0ethernet@fe300000rockchip,rk3399-gmac¬þ0¥Fmacirq8ÑighfjÕfM stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macÝ®‰
µstmmacethë Ádisabledø¦input,7rgmii@defaultNXh~'ÃP“(œdwmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ1@¥@¥ðÑ€ ÑîMœ biuciuciu-driveciu-sample³Ý®yµresetÁokay¾ÈÕæü@defaultN# 0!+wifi@1¬brcm,bcm4329-fmac"¥
Fhost-wake<�@defaultN#dwmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ2@¥A¥ðÑ€øÍPë ÑÎLš› biuciuciu-driveciu-sample³Ý®zµresetÁokay¾eÕw"€@defaultN$%&sdhci@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1¬þ3¥‹øNPëÂÑNð clk_xinclk_ahb×emmc_cardclockêŸ'¤phy_arasanÝ¡Áokay¾²Á0“usb@fe380000
generic-ehci¬þ8¥ÑÈÉ( usbhostarbiterutmiŸ)¤usbÁokayusb@fe3a0000
generic-ohci¬þ:¥ÑÈÉ( usbhostarbiterutmiŸ)¤usbÁokayusb@fe3c0000
generic-ehci¬þ<�¥ÑÊË* usbhostarbiterutmiŸ+¤usbÁokayusb@fe3e0000
generic-ohci¬þ>¥ ÑÊË* usbhostarbiterutmiŸ+¤usbÁokayusb@fe800000rockchip,rk3399-dwc3+÷0уöøôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®% µusb3-otgÁokayusb@fe800000
snps,dwc3¬þ€¥iÑöƒ refbus_earlysuspendÛotgŸ,-¤usb2-phyusb3-phy
ãutmi_wideì%>_ÝÁokayusb@fe900000rockchip,rk3399-dwc3+÷0Ñ‚„÷øôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®& µusb3-otgÁokayusb@fe900000
snps,dwc3¬þ¥nÑ‚÷„ refbus_earlysuspendÛhostŸ./¤usb2-phyusb3-phy
ãutmi_wideì%>_ÝÁokaydp@fec00000rockchip,rk3399-cdn-dp¬þÀ¥ ør¡Põáë Ñru¡o core-clkpclkspdifgrfŸ01Ý ®HJýµspdifdptxapbcoreë Ádisabledportsport+endpoint@0¬’20¢endpoint@1¬’30œinterrupt-controller@fee00000arm,gic-v3+÷ÈP¬þàþðÿðÿñÿò¥ 0interrupt-controller@fee20000arm,gic-v3-its¢¬þâ0ppi-partitionsinterrupt-partition-0±0interrupt-partition-1±0saradc@ff100000rockchip,rk3399-saradc¬ÿ¥>ºÑPe saradcapb_pclk®Ôµsaradc-apbÁokayÌ 0½i2c@ff110000rockchip,rk3399-i2c¬ÿøAPëÂÑAU i2cpclk¥;@defaultN4+ Ádisabledi2c@ff120000rockchip,rk3399-i2c¬ÿøBPëÂÑBV i2cpclk¥#@defaultN5+ Ádisabledi2c@ff130000rockchip,rk3399-i2c¬ÿøCPëÂÑCW i2cpclk¥"@defaultN6+ÁokayØÂï0¥i2c@ff140000rockchip,rk3399-i2c¬ÿøDPëÂÑDX i2cpclk¥&@defaultN7+ Ádisabledi2c@ff150000rockchip,rk3399-i2c¬ÿøEPëÂÑEY i2cpclk¥%@defaultN8+ Ádisabledi2c@ff160000rockchip,rk3399-i2c¬ÿøFPëÂÑFZ i2cpclk¥$@defaultN9+ Ádisabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑQ` baudclkapb_pclk¥c@defaultN:;<�Áokaybluetoothbrcm,bcm43438-btÑ= lpo>2"D>S= @defaultN?@A]BiCserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑRa baudclkapb_pclk¥b@defaultND Ádisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑSb baudclkapb_pclk¥d@defaultNEÁokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑTc baudclkapb_pclk¥e@defaultNF Ádisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑG[ spiclkapb_pclk¥DvG
G{txrx@defaultNHIJK+ Ádisabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑH\ spiclkapb_pclk¥5vGG
{txrx@defaultNLMNO+ Ádisabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑI] spiclkapb_pclk¥4vGG{txrx@defaultNPQRS+ Ádisabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑJ^ spiclkapb_pclk¥CvGG{txrx@defaultNTUVW+ Ádisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ ÑK_ spiclkapb_pclk¥„vXX {txrx@defaultNYZ[\Ý+ Ádisabledthermal-zonescpu…d›è©]tripscpu_alert0¹pÅЧpassive0^cpu_alert1¹$øÅЧpassive0_cpu_crit¹sÅÐ §criticalcpu_warm¹ÖØÅЧactive0`cpu_hot¹ýèÅЧactive0bcooling-mapsmap0Ð^Õÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1Ð_HÕÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap2Ð`Õaÿÿÿÿmap3ÐbÕaÿÿÿÿgpu…d›è©]tripsgpu_alert0¹$øÅЧpassivegpu_crit¹sÅÐ §criticalgpu_warm¹ÖØÅЧactive0cgpu_hot¹ýèÅЧactive0dcooling-mapsmap1ÐcÕaÿÿÿÿmap2ÐdÕaÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc¬ÿ&¥aøOPq°ÑOd tsadcapb_pclk®è
µtsadc-apbëäs@initdefaultsleepNeûfeÁokay%<�0]qos@ffa58000syscon¬ÿ¥€ 0nqos@ffa5c000syscon¬ÿ¥À 0oqos@ffa60080syscon¬ÿ¦€ qos@ffa60100syscon¬ÿ¦ qos@ffa60180syscon¬ÿ¦€ qos@ffa70000syscon¬ÿ§ 0rqos@ffa70080syscon¬ÿ§€ 0sqos@ffa74000syscon¬ÿ§@ 0pqos@ffa76000syscon¬ÿ§` 0qqos@ffa90000syscon¬ÿ© 0tqos@ffa98000syscon¬ÿ©€ 0gqos@ffaa0000syscon¬ÿª 0uqos@ffaa0080syscon¬ÿª€ 0vqos@ffaa8000syscon¬ÿª€ 0wqos@ffaa8080syscon¬ÿª€€ 0xqos@ffab0000syscon¬ÿ« 0hqos@ffab0080syscon¬ÿ«€ 0iqos@ffab8000syscon¬ÿ«€ 0jqos@ffac0000syscon¬ÿ¬ 0kqos@ffac0080syscon¬ÿ¬€ 0lqos@ffac8000syscon¬ÿ¬€ 0yqos@ffac8080syscon¬ÿ¬€€ 0zqos@ffad0000syscon¬ÿ 0{qos@ffad8080syscon¬ÿ€€ qos@ffae0000syscon¬ÿ® 0mpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd¬ÿ1power-controller!rockchip,rk3399-power-controllerW+0pd_iep@34¬"ÑáÝkgpd_rga@33¬!ÑÜåkhipd_vcodec@31¬Ñëêkjpd_vdu@32¬ Ñíìkklpd_gpu@35¬#ÑÐkmpd_edp@25¬Ñlpd_emmc@23¬Ñðknpd_gmac@22¬ÑÕfkopd_sd@27¬ÑÎLkppd_sdioaudio@28¬Ñîkqpd_usb3@24¬Ñôkrspd_vio@15¬+pd_hdcp@21¬ÑÞçrktpd_isp0@19¬Ñåßkuvpd_isp1@20¬Ñæàkwxpd_tcpc0@RK3399_PD_TCPC0¬Ñ~}pd_tcpc1@RK3399_PD_TCPC1¬ Ñ€pd_vo@16¬+pd_vopb@17¬ÑÙÙkyzpd_vopl@18¬ÑÛÛk{syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd¬ÿ2+0Žio-domains&rockchip,rk3399-pmu-io-voltage-domainÁokayrCspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ5Ñ|| spiclkapb_pclk¥<�@defaultN}~€+ Ádisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿ7Ñ||" baudclkapb_pclk¥f@defaultN Ádisabledi2c@ff3c0000rockchip,rk3399-i2c¬ÿ<�ø| PëÂÑ| | i2cpclk¥9@defaultN‚+ Ádisabledi2c@ff3d0000rockchip,rk3399-i2c¬ÿ=ø|
PëÂÑ|
| i2cpclk¥8@defaultNƒ+Áokayǀبïpmic@1brockchip,rk808¬„¥ê×xin32krk808-clkout2@defaultN…¢°B¼BÈBÔBàBìBøBBBB*BiC0=regulatorsDCDC_REG17vdd_centerFZlq°„™pœqregulator-state-mem±DCDC_REG2
7vdd_cpu_lFZlq°„™pœq0regulator-state-mem±DCDC_REG37vcc_ddrFZregulator-state-memÊDCDC_REG47vcc_1v8FZlw@„w@0Cregulator-state-memÊâw@LDO_REG1
7vcc1v8_apio2FZlw@„w@0regulator-state-mem±LDO_REG2
7vcc_vldo2FZl-ÆÀ„-ÆÀregulator-state-mem±LDO_REG37vcc1v8_pmupllFZlw@„w@regulator-state-memÊâw@LDO_REG4 7vccio_sdFZlw@„-ÆÀ0!regulator-state-memÊâ-ÆÀLDO_REG5
7vcc_vldo5FZl-ÆÀ„-ÆÀregulator-state-mem±LDO_REG67vcc_1v5FZlã`„ã`regulator-state-memÊâã`LDO_REG7
7vcc1v8_codecFZlw@„w@0regulator-state-mem±LDO_REG87vcc_3v0FZl-ÆÀ„-ÆÀ0‘regulator-state-memÊâ-ÆÀSWITCH_REG1
7vcc3v3_s3FZ0regulator-state-mem±SWITCH_REG2
7vcc3v3_s0FZregulator-state-mem±regulator@40silergy,syr827¬@þ@defaultN†
7vdd_cpu_bl
ß4„ã`œèFZ B0regulator-state-mem±regulator@41silergy,syr828¬Aþ@defaultN‡7vdd_gpul
ß4„ã`œèFZ B0±regulator-state-mem±i2c@ff3e0000rockchip,rk3399-i2c¬ÿ>ø|PëÂÑ|| i2cpclk¥:@defaultNˆ+ÁokayÇ€Ø ïpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB &@defaultN‰Ñ| pwmÁokay0Ápwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB &@defaultNŠÑ| pwm Ádisabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB &@defaultN‹Ñ| pwmÁokay0»pwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB0 &@defaultNŒÑ| pwm Ádisabledvideo-codec@ff650000rockchip,rk3399-vpu¬ÿe ¥rq
FvepuvdpuÑëê
aclkhclk 1Ýiommu@ff650800rockchip,iommu¬ÿe@¥sFvpu_mmuÑëê aclkiface 8Ý0iommu@ff660480rockchip,iommu ¬ÿf€@ÿfÀ@¥u Fvdec_mmuÑíì aclkiface 8 Ádisablediommu@ff670800rockchip,iommu¬ÿg@¥*Fiep_mmuÑáÝ aclkiface 8 Ádisabledrga@ff680000rockchip,rk3399-rga¬ÿh¥7ÑÜåm aclkhclksclk®jgi
µcoreaxiahbÝ!efuse@ff690000rockchip,rk3399-efuse¬ÿi€+Ñ} pclk_efusecpu-id@7¬cpu-leakage@17¬gpu-leakage@18¬center-leakage@19¬cpu-leakage@1a¬logic-leakage@1b¬wafer-info@1c¬pmu-clock-controller@ff750000rockchip,rk3399-pmucru¬ÿuëŽê Eø|P(Jñ0|clock-controller@ff760000rockchip,rk3399-cru¬ÿvëê E€øÀÀ@ÂÁBÉÂCãÞx@P#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€×„ׄëÂëÂ0syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd¬ÿw+0io-domains"rockchip,rk3399-io-voltage-domainÁokay R _ l! y‘usb2-phy@e450rockchip,rk3399-usb2phy¬äPÑ{ phyclkê×clk_usbphy0_480mÁokay0(host-port ‰¥
FlinestateÁokay,’0)otg-port ‰0¥ghjFotg-bvalidotg-idlinestateÁokay0,usb2-phy@e460rockchip,rk3399-usb2phy¬ä`Ñ| phyclkê×clk_usbphy1_480mÁokay0*host-port ‰¥
FlinestateÁokay,’0+otg-port ‰0¥lmoFotg-bvalidotg-idlinestateÁokay0.phy@f780rockchip,rk3399-emmc-phy¬÷€$Ñ“ emmcclk ‰Áokay0'pcie-phyrockchip,rk3399-pcie-phyÑŠ refclk ‰®‡ ”2µphy Ádisabled0phy@ff7c0000rockchip,rk3399-typec-phy¬ÿ|Ñ~} tcpdcoretcpdphy-refø~Púð€Ý®•”Lµuphyuphy-pipeuphy-tcphyëÁokaydp-port ‰00usb3-port ‰0-phy@ff800000rockchip,rk3399-typec-phy¬ÿ€Ñ€ tcpdcoretcpdphy-refø€Púð€Ý ®œMµuphyuphy-pipeuphy-tcphyëÁokaydp-port ‰01usb3-port ‰0/watchdog@ff848000snps,dw-wdt¬ÿ„€Ñ|¥xrktimer@ff850000rockchip,rk3399-timer¬ÿ…¥QÑhZ pclktimerspdif@ff870000rockchip,rk3399-spdif¬ÿ‡¥BvX{tx
mclkhclkÑU×@defaultN”Ý Ádisabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿˆë¥'vXX{txrx i2s_clki2s_hclkÑVÔ@defaultN•ÝÁokay ¨ Ãi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿ‰¥(vXX{txrx i2s_clki2s_hclkÑWÕ@defaultN–ÝÁokay ¨ Ãi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿŠ¥)vXX{txrx i2s_clki2s_hclkÑXÖÝÁokay0£vop@ff8f0000rockchip,rk3399-vop-lit¬ÿ>ü¥wøÛÛPׄõáÑÛµÛ aclk_vopdclk_vophclk_vop 1—Ý®
µaxiahbdclkÁokayport+0endpoint@0¬’˜0ªendpoint@1¬’™0¯endpoint@2¬’š0¨endpoint@3¬’›0¬endpoint@4¬’œ03iommu@ff8f3f00rockchip,iommu¬ÿ?¥w Fvopl_mmuÑÛÛ aclkifaceÝ 8Áokay0—vop@ff900000rockchip,rk3399-vop-big¬ÿ>ü¥vøÙÙPׄõáÑÙ´Ù aclk_vopdclk_vophclk_vop 1Ý®
µaxiahbdclkÁokayport+0endpoint@0¬’ž0®endpoint@1¬’Ÿ0©endpoint@2¬’ 0§endpoint@3¬’¡0«endpoint@4¬’¢02iommu@ff903f00rockchip,iommu¬ÿ?¥v Fvopb_mmuÑÙÙ aclkifaceÝ 8Áokay0iommu@ff914000rockchip,iommu ¬ÿ‘@ÿ‘P¥+ Fisp0_mmuÑéã aclkiface 8Ý Ýiommu@ff924000rockchip,iommu ¬ÿ’@ÿ’P¥, Fisp1_mmuÑêä aclkiface 8Ý Ýhdmi-soundsimple-audio-card øi2s
+hdmi-soundÁokaysimple-audio-card,cpu
B£simple-audio-card,codec
B¤hdmi@ff940000rockchip,rk3399-dw-hdmi¬ÿ”¥(Ñtqop iahbisfrvpllgrfcecÝëÁokay
L¥@defaultN¦0¤portsport+endpoint@0¬’§0 endpoint@1¬’¨0šmipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€¥- Ñ¢p£o refpclkphy_cfggrfÝ®ûµapbë+ Ádisabledports+port@0¬+endpoint@0¬’©0Ÿendpoint@1¬’ª0˜mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€€¥. Ñ¢q¤o refpclkphy_cfggrfÝ®üµapbë+ Ádisabledports+port@0¬+endpoint@0¬’«0¡endpoint@1¬’¬0›edp@ff970000rockchip,rk3399-edp¬ÿ—€¥
Ñjlo dppclkgrf@defaultNÝ®µdpë Ádisabledports+port@0¬+endpoint@0¬’®0žendpoint@1¬’¯0™gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860¬ÿš0¥FjobmmugpuÑÐÝ#Áokay°
X±pinctrlrockchip,rk3399-pinctrlë
dŽ+÷gpio0@ff720000rockchip,gpio-bank¬ÿrÑ|¥
q
È0"gpio1@ff730000rockchip,gpio-bank¬ÿsÑ|¥
q
È0„gpio2@ff780000rockchip,gpio-bank¬ÿxÑP¥
q
È0>gpio3@ff788000rockchip,gpio-bank¬ÿx€ÑQ¥
q
È0gpio4@ff790000rockchip,gpio-bank¬ÿyÑR¥
q
È0¸pcfg-pull-up
0µpcfg-pull-down
š0¶pcfg-pull-none
©0²pcfg-pull-none-12ma
©A0´pcfg-pull-none-13ma
©A
0³pcfg-pull-none-18ma
©Apcfg-pull-none-20ma
©Apcfg-pull-up-2ma
Apcfg-pull-up-8ma
Apcfg-pull-up-18ma
Apcfg-pull-up-20ma
Apcfg-pull-down-4ma
šApcfg-pull-down-8ma
šApcfg-pull-down-12ma
šApcfg-pull-down-18ma
šApcfg-pull-down-20ma
šApcfg-output-high
¶pcfg-output-low
Âclockclk-32k
Ͳedpedp-hpd
Ͳ0gmacrgmii-pinsð
ͳ²
²³² ²²²²³³²²³³0rmii-pins
Í
²³²
² ²²²²³³i2c0i2c0-xfer
Ͳ²0‚i2c1i2c1-xfer
Ͳ²04i2c2i2c2-xfer
Í´´05i2c3i2c3-xfer
Ͳ²06i2c4i2c4-xfer
Ͳ²0ƒi2c5i2c5-xfer
Ͳ
²07i2c6i2c6-xfer
Í
² ²08i2c7i2c7-xfer
Ͳ²09i2c8i2c8-xfer
Ͳ²0ˆi2s0i2s0-2ch-bus`
Ͳ²²²²²i2s0-8ch-bus
Ͳ²²²²²²²²0•i2s1i2s1-2ch-busP
Ͳ²²²²0–sdio0sdio0-bus1
͵sdio0-bus4@
͵µµµ0sdio0-cmd
͵0sdio0-clk
Ͳ0sdio0-cd
͵sdio0-pwr
͵sdio0-bkpwr
͵sdio0-wp
͵sdio0-int
͵sdmmcsdmmc-bus1
͵sdmmc-bus4@
͵ µ
µµ0&sdmmc-clk
Ͳ0$sdmmc-cmd
Í
µ0%sdmmc-cd
͵sdmmc-wp
͵sleepap-pwroff
Ͳddrio-pwroff
Ͳspdifspdif-bus
Ͳ0”spdif-bus-1
Ͳspi0spi0-clk
͵0Hspi0-cs0
͵0Kspi0-cs1
͵spi0-tx
͵0Ispi0-rx
͵0Jspi1spi1-clk
Í µ0Lspi1-cs0
Í
µ0Ospi1-rx
͵0Nspi1-tx
͵0Mspi2spi2-clk
͵0Pspi2-cs0
͵0Sspi2-rx
Í µ0Rspi2-tx
Í
µ0Qspi3spi3-clk
͵0}spi3-cs0
͵0€spi3-rx
͵0spi3-tx
͵0~spi4spi4-clk
͵0Tspi4-cs0
͵0Wspi4-rx
͵0Vspi4-tx
͵0Uspi5spi5-clk
͵0Yspi5-cs0
͵0\spi5-rx
͵0[spi5-tx
͵0Ztestclktest-clkout0
Ͳtest-clkout1
Ͳtest-clkout2
Ͳtsadcotp-gpio
Ͳ0eotp-out
Ͳ0fuart0uart0-xfer
͵²0:uart0-cts
Ͳ0<�uart0-rts
Ͳ0;uart1uart1-xfer
͵
²0Duart2auart2a-xfer
͵ ²uart2buart2b-xfer
͵²uart2cuart2c-xfer
͵²0Euart3uart3-xfer
͵²0Fuart3-cts
Ͳuart3-rts
Ͳuart4uart4-xfer
͵²0uarthdcpuarthdcp-xfer
͵²pwm0pwm0-pin
Ͳ0‰pwm0-pin-pull-down
Ͷvop0-pwm-pin
Ͳvop1-pwm-pin
Ͳpwm1pwm1-pin
Ͳ0Špwm1-pin-pull-down
Ͷpwm2pwm2-pin
Ͳ0‹pwm2-pin-pull-down
Ͷpwm3apwm3a-pin
Ͳ0Œpwm3bpwm3b-pin
Ͳhdmihdmi-i2c-xfer
Ͳ²hdmi-cec
Ͳ0¦pciepci-clkreqn-cpm
Ͳpci-clkreqnb-cpm
Ͳbtbt-host-wake-l
Ͳ0@bt-reg-on-h
Ͳ0?bt-wake-l
Ͳ0Abuttonspwrbtn
͵0¾ledssys_led-gpio
Ͳ0¿user_led-gpio
Ͳ0Àpmicpmic-int-l
͵0…cpu-b-sleep
Í
¶0†gpu-sleep
Í
¶0‡sdio-pwrseqwifi-enable-h
Ͳ0·usb2vcc5v0-host-en
Ͳ0¹wifiwifi-host-wake-l
Ͳ0#opp-table0operating-points-v2
Û0opp00
æQ–
í5
ûœ@opp01
æ#ÃF
í5opp02
æ0£,
íøPopp03
æ<Ü
íHopp04
æG†Œ
íB@opp05
æTfr
í*ˆopp-table1operating-points-v2
Û0
opp00
æQ–
í5
ûœ@opp01
æ#ÃF
í5opp02
æ0£,
í–¨opp03
æ<Ü
í
Yøopp04
æG†Œ
í~ðopp05
æTfr
í£èopp06
æ_Ø"
íÈàopp07
ækIÒ
íO€opp-table2operating-points-v20°opp00
æëÂ
í5opp01
æ³Ü@
í5opp02
æׄ
í–¨opp03
æÍe
í
Yøopp04
æ#ÃF
íHopp05
æ/¯
íÈàchosenserial2:1500000n8external-gmac-clockfixed-clockÇsY@×clkin_gmacê0sdio-pwrseqmmc-pwrseq-simpleÑ=
ext_clock@defaultN·>0vcc1v8-s3regulator-fixed
7vcc1v8_s3FZlw@„w@ C0 vcc3v3-pcie-regulatorregulator-fixed7vcc3v3_pcieFZl2Z „2Z Bvcc5v0-host-regulatorregulator-fixed$c¸@defaultN¹7vcc5v0_hostF º0’vdd-logpwm-regulator7»a¨7vdd_logFZl5„\À Bvsysregulator-fixed7vsysFZ0¼vsys-3v3regulator-fixed 7vsys_3v3FZl2Z „2Z ¼0Bvsys-5v0regulator-fixed 7vsys_5v0FZlLK@„LK@ ¼0ºadc-keys adc-keys<�½HbuttonsYw@sdrecovery Recovery‡h’FPgpio-keys
gpio-keys¬@defaultN¾power·dz"GPIO Key Power‡t¢leds
gpio-leds@defaultN¿Àsys-ledsys_led
Éheartbeatz"user-led user_ledßoffz¸pwm-fanpwm-faní–ÈÿØüº7Áœ@0a compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usportsinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsranges#dma-cellsclock-namesreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapphysphy-namesresetsreset-namesstatusinterrupt-controllerpower-domainsrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modepinctrl-namespinctrl-0snps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104vqmmc-supplyvmmc-supplybrcm,drive-strengthassigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controlleraffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cellsiommus#iommu-cells#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplyrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disableoutput-highoutput-lowrockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathreset-gpiosenable-active-highpwmsio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltautorepeatdebounce-intervallinux,default-triggerdefault-statecooling-levelsfan-supply