Ð þíÖW8ʘ( ¿Ê`hugsun,x99rockchip,rk3399 +7Hugsun X99 TV BOXaliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000„/serial@ff1a0000Œ/serial@ff1b0000”/serial@ff370000cpus+cpu-mapcluster0core0œcore1œcore2œcore3œcluster1core0œcore1œcpu@0 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@1 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@2 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@3 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@100 cpuarm,cortex-a72¬°psci¾Ñ Øç´  %0cpu@101 cpuarm,cortex-a72¬°psci¾Ñ Øç´  %0idle-states8pscicpu-sleeparm,idle-stateEVmx~úŽ„0 cluster-sleeparm,idle-stateEVm~ôŽÐ0 display-subsystemrockchip,display-subsystemŸpmu_a53arm,cortex-a53-pmu¥pmu_a72arm,cortex-a72-pmu¥psci arm,psci-1.0·smctimerarm,armv8-timer@¥   °xin24m fixed-clockÇn6×xin24mêamba simple-bus+÷dma-controller@ff6d0000arm,pl330arm,primecell¬ÿm@ ¥þÑÓ  apb_pclk0Ydma-controller@ff6e0000arm,pl330arm,primecell¬ÿn@ ¥þÑÔ  apb_pclk0Hpcie@f8000000rockchip,rk3399-pcie ¬øýaxi-baseapb-base+0<� ÑÅÄG  aclkaclk-perfhclkpm0¥123FsyslegacyclientV`iwˆ— Ÿ,¤pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38÷ƒúúàûàûà8®‚ƒ„…†€(µcoremgmtmgmt-stickypipepmpclkaclk Ádisabledinterrupt-controllerÈ0ethernet@fe300000rockchip,rk3399-gmac¬þ0¥ Fmacirq8ÑighfjÕfM stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macÝ®‰ µstmmacethëÁokayø¦input,7rgmii@defaultN Xh ~'ÃP“(œdwmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ1@¥@¥ðÑ€ ÑîMœ biuciuciu-driveciu-sample³Ý®yµresetÁokay¾Çúð€ÈÕæü@default N+wifi@1brcm,bcm4329-fmac¬ ¥ Fhost-wake@defaultN!dwmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ2@¥A¥ðÑ€øÍ# ë ÑÎLš› biuciuciu-driveciu-sample³Ý®zµresetÁokayÇðÑ€8 @ðÑ€K¾WÕit"@defaultN#$%& sdhci@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1¬þ3¥ “øN# ëÂÑNð clk_xinclk_ahb×emmc_cardclockêŸ' ¤phy_arasanÝ©Áokay¾ºÉãæ0usb@fe380000 generic-ehci¬þ8¥ÑÈÉ( usbhostarbiterutmiŸ)¤usbÁokayusb@fe3a0000 generic-ohci¬þ:¥ÑÈÉ( usbhostarbiterutmiŸ)¤usbÁokayusb@fe3c0000 generic-ehci¬þ<�¥ÑÊË* usbhostarbiterutmiŸ+¤usbÁokayusb@fe3e0000 generic-ohci¬þ>¥ ÑÊË* usbhostarbiterutmiŸ+¤usbÁokayusb@fe800000rockchip,rk3399-dwc3+÷0сƒöøôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®% µusb3-otgÁokayusb@fe800000 snps,dwc3¬þ€¥iсöƒ refbus_earlysuspendñhostŸ,-¤usb2-phyusb3-phy ùutmi_wide;TuÝÁokayusb@fe900000rockchip,rk3399-dwc3+÷0Ñ‚„÷øôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®& µusb3-otgÁokayusb@fe900000 snps,dwc3¬þ¥nÑ‚÷„ refbus_earlysuspendñhostŸ./¤usb2-phyusb3-phy ùutmi_wide;TuÝÁokaydp@fec00000rockchip,rk3399-cdn-dp¬þÀ¥ ør¡#õá ë Ñru¡o core-clkpclkspdifgrfŸ01Ý ®HJýµspdifdptxapbcoreë— Ádisabledportsport+endpoint@0¬¨20Ÿendpoint@1¬¨30™interrupt-controller@fee00000 arm,gic-v3+÷ÈP¬þàþð ÿðÿñÿò¥ 0interrupt-controller@fee20000arm,gic-v3-its¸¬þâ0ppi-partitionsinterrupt-partition-0Ç0interrupt-partition-1Ç0saradc@ff100000rockchip,rk3399-saradc¬ÿ¥>ÐÑPe saradcapb_pclk®Ô µsaradc-apbÁokayâ4i2c@ff110000rockchip,rk3399-i2c¬ÿøA# ëÂÑAU  i2cpclk¥;@defaultN5+Áokayî,i2c@ff120000rockchip,rk3399-i2c¬ÿøB# ëÂÑBV  i2cpclk¥#@defaultN6+ Ádisabledi2c@ff130000rockchip,rk3399-i2c¬ÿøC# ëÂÑCW  i2cpclk¥"@defaultN7+ÁokayîÂ0¢i2c@ff140000rockchip,rk3399-i2c¬ÿøD# ëÂÑDX  i2cpclk¥&@defaultN8+ Ádisabledi2c@ff150000rockchip,rk3399-i2c¬ÿøE# ëÂÑEY  i2cpclk¥%@defaultN9+ Ádisabledi2c@ff160000rockchip,rk3399-i2c¬ÿøF# ëÂÑFZ  i2cpclk¥$@defaultN:+Áokayserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑQ` baudclkapb_pclk¥c'@default N;<�=Áokaybluetoothbrcm,bcm43438-btÑ>  ext_clock 4? H  Z i= @default N@ABsCDserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑRa baudclkapb_pclk¥b'@defaultNE Ádisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑSb baudclkapb_pclk¥d'@defaultNFÁokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑTc baudclkapb_pclk¥e'@defaultNG Ádisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑG[ spiclkapb_pclk¥DŒH H ‘txrx@defaultNIJKL+ Ádisabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑH\ spiclkapb_pclk¥5ŒH H ‘txrx@defaultNMNOP+Áokay›˜–€flash@0jedec,spi-nor+¬¤˜–€spi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑI] spiclkapb_pclk¥4ŒHH‘txrx@defaultNQRST+ Ádisabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑJ^ spiclkapb_pclk¥CŒHH‘txrx@defaultNUVWX+ Ádisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ ÑK_ spiclkapb_pclk¥„ŒYY ‘txrx@defaultNZ[\]Ý+ Ádisabledthermal-zonescpu¶dÌèÚ^tripscpu_alert0êpöЧpassive0_cpu_alert1ê$øöЧpassive0`cpu_critêsöÐ §criticalcooling-mapsmap0_ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1`Hÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu¶dÌèÚ^tripsgpu_alert0ê$øöЧpassivegpu_critêsöÐ §criticaltsadc@ff260000rockchip,rk3399-tsadc¬ÿ&¥aøO# q°ÑOd tsadcapb_pclk®è µtsadc-apbë­°@initdefaultsleepNa,b6a@ÁokayVm0^qos@ffa58000syscon¬ÿ¥€ 0jqos@ffa5c000syscon¬ÿ¥À 0kqos@ffa60080syscon¬ÿ¦€ qos@ffa60100syscon¬ÿ¦ qos@ffa60180syscon¬ÿ¦€ qos@ffa70000syscon¬ÿ§ 0nqos@ffa70080syscon¬ÿ§€ 0oqos@ffa74000syscon¬ÿ§@ 0lqos@ffa76000syscon¬ÿ§` 0mqos@ffa90000syscon¬ÿ© 0pqos@ffa98000syscon¬ÿ©€ 0cqos@ffaa0000syscon¬ÿª 0qqos@ffaa0080syscon¬ÿª€ 0rqos@ffaa8000syscon¬ÿª€ 0sqos@ffaa8080syscon¬ÿª€€ 0tqos@ffab0000syscon¬ÿ« 0dqos@ffab0080syscon¬ÿ«€ 0eqos@ffab8000syscon¬ÿ«€ 0fqos@ffac0000syscon¬ÿ¬ 0gqos@ffac0080syscon¬ÿ¬€ 0hqos@ffac8000syscon¬ÿ¬€ 0uqos@ffac8080syscon¬ÿ¬€€ 0vqos@ffad0000syscon¬ÿ­ 0wqos@ffad8080syscon¬ÿ­€€ qos@ffae0000syscon¬ÿ® 0ipower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd¬ÿ1power-controller!rockchip,rk3399-power-controllerˆ+0pd_iep@34¬"ÑáÝœcpd_rga@33¬!ÑÜåœdepd_vcodec@31¬Ñëêœfpd_vdu@32¬ Ñíìœghpd_gpu@35¬#ÑÐœipd_edp@25¬Ñlpd_emmc@23¬Ñðœjpd_gmac@22¬ÑÕfœkpd_sd@27¬ÑÎLœlpd_sdioaudio@28¬Ñîœmpd_usb3@24¬Ñôœnopd_vio@15¬+pd_hdcp@21¬ÑÞçrœppd_isp0@19¬Ñåßœqrpd_isp1@20¬Ñæàœstpd_tcpc0@RK3399_PD_TCPC0¬Ñ~}pd_tcpc1@RK3399_PD_TCPC1¬ Ñ€pd_vo@16¬+pd_vopb@17¬ÑÙÙœuvpd_vopl@18¬ÑÛÛœwsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd¬ÿ2+0io-domains&rockchip,rk3399-pmu-io-voltage-domainÁokay£Dspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ5Ñxx spiclkapb_pclk¥<�@defaultNyz{|+ Ádisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿ7Ñxx" baudclkapb_pclk¥f'@defaultN} Ádisabledi2c@ff3c0000rockchip,rk3399-i2c¬ÿ<�øx # ëÂÑx x  i2cpclk¥9@defaultN~+Áokayî´Ç€syr827@40silergy,syr827¬@ ²fan53555-regN Çvdd_cpu_bÖ ß4îã`è8L^€0regulator-state-memisyr828@41silergy,syr828¬A ²fan53555-regNÇvdd_gpuÖ ß4îã`è8L^€‚0®regulator-state-memipmic@1brockchip,rk808¬ ‚¥@defaultNƒ™ºê×xin32krtc_clko_wifiÈ€Ô€à€ì€ø€ € C € (€ 5€ BCD0>regulatorsDCDC_REG1 Çvdd_centerÖ » î » q8Lregulator-state-memiDCDC_REG2 Çvdd_cpu_lÖ q°î™pq8L0 regulator-state-memiDCDC_REG3Çvcc_ddr8Lregulator-state-mem ODCDC_REG4Çvcc_1v8Öw@îw@8L0Dregulator-state-mem O gw@LDO_REG1 Çvcc1v8_dvpÖw@îw@8Lregulator-state-mem O gw@LDO_REG2 Çvcca1v8_hdmiÖw@îw@8Lregulator-state-mem O gw@LDO_REG3 Çvcca_1v8Öw@îw@8Lregulator-state-mem O gw@LDO_REG4Çvcc_sdÖw@î2Z 8L0"regulator-state-mem O g2Z LDO_REG5 Çvcc3v0_sdÖ-ÆÀî-ÆÀ8Lregulator-state-mem O g-ÆÀLDO_REG6Çvcc_1v5Öã`îã`8Lregulator-state-mem O gã`LDO_REG7 Çvcca0v9_hdmiÖ » î » 8Lregulator-state-mem O g » LDO_REG8Çvcc_3v0Ö-ÆÀî-ÆÀ8L0Žregulator-state-mem O g-ÆÀSWITCH_REG1 Çvcc3v3_s38Lregulator-state-mem OSWITCH_REG2 Çvcc3v3_s08Lregulator-state-mem Oi2c@ff3d0000rockchip,rk3399-i2c¬ÿ=øx # ëÂÑx x  i2cpclk¥8@defaultN„+ÁokayîX(typec-portc@22 fcs,fusb302¬" ‚¥@defaultN… ƒ†Áokayi2c@ff3e0000rockchip,rk3399-i2c¬ÿ>øx # ëÂÑx x  i2cpclk¥:@defaultN‡+ Ádisabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB @defaultNˆÑx pwmÁokaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB @defaultN‰Ñx pwm Ádisabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB  @defaultNŠÑx pwmÁokay0ºpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB0 @defaultN‹Ñx pwm Ádisabledvideo-codec@ff650000rockchip,rk3399-vpu¬ÿe ¥rq FvepuvdpuÑëê  aclkhclk šŒÝiommu@ff650800rockchip,iommu¬ÿe@¥sFvpu_mmuÑëê  aclkiface ¡Ý0Œiommu@ff660480rockchip,iommu ¬ÿf€@ÿfÀ@¥u Fvdec_mmuÑíì  aclkiface ¡ Ádisablediommu@ff670800rockchip,iommu¬ÿg@¥*Fiep_mmuÑáÝ  aclkiface ¡ Ádisabledrga@ff680000rockchip,rk3399-rga¬ÿh¥7ÑÜåm aclkhclksclk®jgi µcoreaxiahbÝ!efuse@ff690000rockchip,rk3399-efuse¬ÿi€+Ñ}  pclk_efusecpu-id@7¬cpu-leakage@17¬gpu-leakage@18¬center-leakage@19¬cpu-leakage@1a¬logic-leakage@1b¬wafer-info@1c¬pmu-clock-controller@ff750000rockchip,rk3399-pmucru¬ÿuëê ®øx#(Jñ0xclock-controller@ff760000rockchip,rk3399-cru¬ÿvëê ®€øÀÀ@ÂÁBÉÂCãÞx@##g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂ0syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd¬ÿw+0io-domains"rockchip,rk3399-io-voltage-domainÁokay »4 È4 ÕŽ å"usb2-phy@e450rockchip,rk3399-usb2phy¬äPÑ{ phyclkê×clk_usbphy0_480mÁokay0(host-port ò¥ FlinestateÁokay,†0)otg-port ò0¥ghjFotg-bvalidotg-idlinestateÁokay0,usb2-phy@e460rockchip,rk3399-usb2phy¬ä`Ñ| phyclkê×clk_usbphy1_480mÁokay0*host-port ò¥ FlinestateÁokay,0+otg-port ò0¥lmoFotg-bvalidotg-idlinestateÁokay0.phy@f780rockchip,rk3399-emmc-phy¬÷€$ѐ emmcclk òÁokay0'pcie-phyrockchip,rk3399-pcie-phyÑŠ refclk ò®‡ ý2µphy Ádisabled0phy@ff7c0000rockchip,rk3399-typec-phy¬ÿ|Ñ~} tcpdcoretcpdphy-refø~#úð€Ý®•”Lµuphyuphy-pipeuphy-tcphyëÁokaydp-port ò00usb3-port ò0-phy@ff800000rockchip,rk3399-typec-phy¬ÿ€Ñ€ tcpdcoretcpdphy-refø€#úð€Ý ®œMµuphyuphy-pipeuphy-tcphyëÁokaydp-port ò01usb3-port ò0/watchdog@ff848000 snps,dw-wdt¬ÿ„€Ñ|¥xrktimer@ff850000rockchip,rk3399-timer¬ÿ…¥QÑhZ  pclktimerspdif@ff870000rockchip,rk3399-spdif¬ÿ‡¥BŒY‘tx  mclkhclkÑU×@defaultN‘Ý—Áokayi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿˆë¥'ŒYY‘txrx i2s_clki2s_hclkÑVÔ@defaultN’Ý—Áokay  ,i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿ‰¥(ŒYY‘txrx i2s_clki2s_hclkÑWÕ@defaultN“Ý—Áokay  ,i2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿŠ¥)ŒYY‘txrx i2s_clki2s_hclkÑXÖÝ—Áokay0 vop@ff8f0000rockchip,rk3399-vop-lit¬ÿ>ü¥wøÛÛ#ׄõáÑÛµÛ aclk_vopdclk_vophclk_vop š”Ý® µaxiahbdclk Ádisabledport+0endpoint@0¬¨•0§endpoint@1¬¨–0¬endpoint@2¬¨—0¥endpoint@3¬¨˜0©endpoint@4¬¨™03iommu@ff8f3f00rockchip,iommu¬ÿ?¥w Fvopl_mmuÑÛÛ  aclkifaceÝ ¡ Ádisabled0”vop@ff900000rockchip,rk3399-vop-big¬ÿ>ü¥vøÙÙ#ׄõáÑÙ´Ù aclk_vopdclk_vophclk_vop ššÝ® µaxiahbdclkÁokayport+0endpoint@0¬¨›0«endpoint@1¬¨œ0¦endpoint@2¬¨0¤endpoint@3¬¨ž0¨endpoint@4¬¨Ÿ02iommu@ff903f00rockchip,iommu¬ÿ?¥v Fvopb_mmuÑÙÙ  aclkifaceÝ ¡Áokay0šiommu@ff914000rockchip,iommu ¬ÿ‘@ÿ‘P¥+ Fisp0_mmuÑéã  aclkiface ¡Ý Fiommu@ff924000rockchip,iommu ¬ÿ’@ÿ’P¥, Fisp1_mmuÑêä  aclkiface ¡Ý Fhdmi-soundsimple-audio-card ai2s z ”hdmi-soundÁokaysimple-audio-card,cpu « simple-audio-card,codec «¡hdmi@ff940000rockchip,rk3399-dw-hdmi¬ÿ”¥(Ñtqop iahbisfrvpllgrfcecÝ'ë—Áokay µ¢@defaultN£0¡portsport+endpoint@0¬¨¤0endpoint@1¬¨¥0—mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€¥- Ñ¢p£o refpclkphy_cfggrfÝ®ûµapbë+ Ádisabledports+port@0¬+endpoint@0¬¨¦0œendpoint@1¬¨§0•mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€€¥. Ñ¢q¤o refpclkphy_cfggrfÝ®üµapbë+ Ádisabledports+port@0¬+endpoint@0¬¨¨0žendpoint@1¬¨©0˜edp@ff970000rockchip,rk3399-edp¬ÿ—€¥ Ñjlo  dppclkgrf@defaultNªÝ®µdpë Ádisabledports+port@0¬+endpoint@0¬¨«0›endpoint@1¬¨¬0–gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860¬ÿš0¥ FjobmmugpuÑÐÝ#Áokay­ Á®pinctrlrockchip,rk3399-pinctrlë ͍+÷gpio0@ff720000rockchip,gpio-bank¬ÿrÑx¥ Ú êÈ0 gpio1@ff730000rockchip,gpio-bank¬ÿsÑx¥ Ú êÈ0‚gpio2@ff780000rockchip,gpio-bank¬ÿxÑP¥ Ú êÈ0?gpio3@ff788000rockchip,gpio-bank¬ÿx€ÑQ¥ Ú êÈ0gpio4@ff790000rockchip,gpio-bank¬ÿyÑR¥ Ú êÈ0¶pcfg-pull-up ö0³pcfg-pull-down 0´pcfg-pull-none 0¯pcfg-pull-none-12ma   0²pcfg-pull-none-13ma   0°pcfg-pull-none-18ma  pcfg-pull-none-20ma  pcfg-pull-up-2ma ö pcfg-pull-up-8ma ö pcfg-pull-up-18ma ö pcfg-pull-up-20ma ö pcfg-pull-down-4ma  pcfg-pull-down-8ma  pcfg-pull-down-12ma   pcfg-pull-down-18ma  pcfg-pull-down-20ma  pcfg-output-high .pcfg-output-low :0±clockclk-32k E¯edpedp-hpd E¯0ªgmacrgmii-pinsð E°¯ ¯ ° ¯ ¯¯¯¯°°¯¯°°0rmii-pins  E ¯ ° ¯ ¯ ¯¯¯¯°°rgmii-sleep-pins E±i2c0i2c0-xfer E¯¯0~i2c1i2c1-xfer E¯¯05i2c2i2c2-xfer E²²06i2c3i2c3-xfer E¯¯07i2c4i2c4-xfer E ¯ ¯0„i2c5i2c5-xfer E ¯ ¯08i2c6i2c6-xfer E ¯ ¯09i2c7i2c7-xfer E¯¯0:i2c8i2c8-xfer E¯¯0‡i2s0i2s0-2ch-bus` E¯¯¯¯¯¯i2s0-8ch-bus E¯¯¯¯¯¯¯¯¯0’i2s1i2s1-2ch-busP E¯¯¯¯¯0“sdio0sdio0-bus1 E³sdio0-bus4@ E³³³³0sdio0-cmd E³0sdio0-clk E¯0sdio0-cd E³sdio0-pwr E³sdio0-bkpwr E³sdio0-wp E³sdio0-int E³sdmmcsdmmc-bus1 E³sdmmc-bus4@ E³ ³ ³ ³0&sdmmc-clk E ¯0#sdmmc-cmd E ³0$sdmmc-cd E³0%sdmmc-wp E³sleepap-pwroff E¯ddrio-pwroff E¯spdifspdif-bus E¯spdif-bus-1 E¯0‘spi0spi0-clk E³0Ispi0-cs0 E³0Lspi0-cs1 E³spi0-tx E³0Jspi0-rx E³0Kspi1spi1-clk E ³0Mspi1-cs0 E ³0Pspi1-rx E³0Ospi1-tx E³0Nspi2spi2-clk E ³0Qspi2-cs0 E ³0Tspi2-rx E ³0Sspi2-tx E ³0Rspi3spi3-clk E³0yspi3-cs0 E³0|spi3-rx E³0{spi3-tx E³0zspi4spi4-clk E³0Uspi4-cs0 E³0Xspi4-rx E³0Wspi4-tx E³0Vspi5spi5-clk E³0Zspi5-cs0 E³0]spi5-rx E³0\spi5-tx E³0[testclktest-clkout0 E¯test-clkout1 E¯test-clkout2 E¯tsadcotp-gpio E¯0aotp-out E¯0buart0uart0-xfer E³¯0;uart0-cts E¯0=uart0-rts E¯0<�uart1uart1-xfer E ³ ¯0Euart2auart2a-xfer E³ ¯uart2buart2b-xfer E³¯uart2cuart2c-xfer E³¯0Fuart3uart3-xfer E³¯0Guart3-cts E¯uart3-rts E¯uart4uart4-xfer E³¯0}uarthdcpuarthdcp-xfer E³¯pwm0pwm0-pin E¯0ˆpwm0-pin-pull-down E´vop0-pwm-pin E¯vop1-pwm-pin E¯pwm1pwm1-pin E¯0‰pwm1-pin-pull-down E´pwm2pwm2-pin E¯pwm2-pin-pull-down E´0Špwm3apwm3a-pin E¯0‹pwm3bpwm3b-pin E¯hdmihdmi-i2c-xfer E¯¯hdmi-cec E¯0£pciepci-clkreqn-cpm E¯pci-clkreqnb-cpm E¯fusb30xfusb0-int E³0…pmicpmic-int-l E³0ƒvsel1-gpio E´0vsel2-gpio E´0sdiobt-host-wake-l E¯0Abt-reg-on-h E ¯0@bt-wake-l E¯0Bwifi-reg_on-h E ¯0»wifiwifi-host-wake-l E¯0!usb-typecvcc5v0_typec_en E³0¸usb2host-vbus-drv E¯0·opp-table0operating-points-v2 S0 opp00 ^Q– e 5 sœ@opp01 ^#ÃF e 5opp02 ^0£, e øPopp03 ^<Ü eHopp04 ^G†Œ eB@opp05 ^Tfr e*ˆopp-table1operating-points-v2 S0 opp00 ^Q– e 5 sœ@opp01 ^#ÃF e 5opp02 ^0£, e –¨opp03 ^<Ü e Yøopp04 ^G†Œ e~ðopp05 ^Tfr e£èopp06 ^_Ø" eÈàopp07 ^kIÒ eO€opp-table2operating-points-v20­opp00 ^ ë e 5opp01 ^³Ü@ e 5opp02 ^ׄ e –¨opp03 ^Íe e Yøopp04 ^#ÃF eHopp05 ^/¯ eÈàchosen „serial2:1500000n8external-gmac-clock fixed-clockÇsY@ ×clkin_gmacê0dc-5vregulator-fixedÇdc_5v8LÖLK@îLK@0µvcc-sysregulator-fixedÇvcc_sysÖLK@îLK@8^µ0€vcc-phy-regulatorregulator-fixedÇvcc_phy8L0vcc1v8-s0regulator-fixed Çvcc1v8_s0Öw@îw@804vcc3v3-sysregulator-fixed Çvcc3v3_sysÖ2Z î2Z 8^€0Cvcc5v0-host-regulatorregulator-fixed  c¶@defaultN· Çvcc5v0_host80vcc5v0-typec-regulatorregulator-fixed  c‚@defaultN¸ Çvcc5v0_typec8^¹0†vcc5v0-usbregulator-fixed Çvcc5v0_usb8LÖLK@îLK@^µ0¹vdd-logpwm-regulator £ºa¨ ¨€Çvdd_logÖ 5î\À8Lsdio-pwrseqmmc-pwrseq-simpleÑ>  ext_clock@defaultN» ³ 0 compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usportsinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsranges#dma-cellsclock-namesreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapphysphy-namesresetsreset-namesstatusinterrupt-controllerpower-domainsrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modepinctrl-namespinctrl-0snps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratesclock-freq-min-maxsupports-sdcap-mmc-highspeeddisable-wpvqmmc-supplycard-detect-delayarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobesupports-emmcdr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controlleraffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namesmax-freqspi-max-frequencypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyregulator-compatibleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayfcs,suspend-voltage-selectorregulator-always-onregulator-boot-onvin-supplyregulator-off-in-suspendregulator-initial-moderockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-on-in-suspendregulator-suspend-microvoltvbus-supply#pwm-cellsiommus#iommu-cells#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplyrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowrockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathenable-active-highpwmspwm-supplyreset-gpios