Ð þíÜ78Ðt( ÃÐ<�'firefly,firefly-rk3399rockchip,rk3399 +7Firefly-RK3399 Boardaliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000„/serial@ff1a0000Œ/serial@ff1b0000”/serial@ff370000cpus+cpu-mapcluster0core0œcore1œcore2œcore3œcluster1core0œcore1œcpu@0 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@1 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@2 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@3 cpuarm,cortex-a53¬°psci¾åÑØçd  % 0cpu@100 cpuarm,cortex-a72¬°psci¾Ñ Øç´  %0cpu@101 cpuarm,cortex-a72¬°psci¾Ñ Øç´  %0idle-states8pscicpu-sleeparm,idle-stateEVmx~úŽ„0 cluster-sleeparm,idle-stateEVm~ôŽÐ0 display-subsystemrockchip,display-subsystemŸpmu_a53arm,cortex-a53-pmu¥pmu_a72arm,cortex-a72-pmu¥psci arm,psci-1.0·smctimerarm,armv8-timer@¥   °xin24m fixed-clockÇn6×xin24mêamba simple-bus+÷dma-controller@ff6d0000arm,pl330arm,primecell¬ÿm@ ¥þÑÓ  apb_pclk0Rdma-controller@ff6e0000arm,pl330arm,primecell¬ÿn@ ¥þÑÔ  apb_pclk0Apcie@f8000000rockchip,rk3399-pcie ¬øýaxi-baseapb-base+0<� ÑÅÄG  aclkaclk-perfhclkpm0¥123FsyslegacyclientV`iwˆ— Ÿ,¤pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38÷ƒúúàûàûà8®‚ƒ„…†€(µcoremgmtmgmt-stickypipepmpclkaclkÁokay ÈÑÛdefaultéinterrupt-controlleró0ethernet@fe300000rockchip,rk3399-gmac¬þ0¥ Fmacirq8ÑighfjÕfM stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac®‰ µstmmacethÁokay#¦3JinputWbrgmiiÛdefaulté k{ ‘'ÃP¦(¯dwmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ1@¥@¸ðÑ€ ÑîMœ biuciuciu-driveciu-sampleÆ®yµresetÁokayÑÛèù(Ûdefault é !2 @/vcc1v8-s3*M/i2c@ff3c0000/pmic@1b/regulators/LDO_REG4+wifi@1¬brcm,bcm4329-fmac "¥ Fhost-wakeYÛdefaulté#dwmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ2@¥A¸ðÑ€#Ím ë ÑÎLš› biuciuciu-driveciu-sampleÆ®zµresetÁokayÑ‚è ”"Ûdefault é$%&sdhci@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1¬þ3¥ ¨#Nm ëÂÑNð clk_xinclk_ahb×emmc_cardclockêŸ' ¤phy_arasan¾ÁokayÑÏÞ0Šusb@fe380000 generic-ehci¬þ8¥ÑÈÉ( usbhostarbiterutmiŸ)¤usbÁokayusb@fe3a0000 generic-ohci¬þ:¥ÑÈÉ( usbhostarbiterutmiŸ)¤usbÁokayusb@fe3c0000 generic-ehci¬þ<�¥ÑÊË* usbhostarbiterutmiŸ+¤usbÁokayusb@fe3e0000 generic-ohci¬þ>¥ ÑÊË* usbhostarbiterutmiŸ+¤usbÁokayusb@fe800000rockchip,rk3399-dwc3+÷0сƒöøôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®% µusb3-otgÁokayusb@fe800000 snps,dwc3¬þ€¥iсöƒ refbus_earlysuspendøotgŸ,-¤usb2-phyusb3-phy utmi_wide !B[|Áokayusb@fe900000rockchip,rk3399-dwc3+÷0Ñ‚„÷øôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®& µusb3-otgÁokayusb@fe900000 snps,dwc3¬þ¥nÑ‚÷„ refbus_earlysuspendøhostŸ./¤usb2-phyusb3-phy utmi_wide !B[|Áokaydp@fec00000rockchip,rk3399-cdn-dp¬þÀ¥ #r¡mõá ë Ñru¡o core-clkpclkspdifgrfŸ01 ®HJýµspdifdptxapbcorež Ádisabledportsport+endpoint@0¬¯20™endpoint@1¬¯30“interrupt-controller@fee00000 arm,gic-v3+÷óP¬þàþð ÿðÿñÿò¥ 0interrupt-controller@fee20000arm,gic-v3-its¿¬þâ0ppi-partitionsinterrupt-partition-0Î0interrupt-partition-1Î0saradc@ff100000rockchip,rk3399-saradc¬ÿ¥>×ÑPe saradcapb_pclk®Ô µsaradc-apbÁokayé4i2c@ff110000rockchip,rk3399-i2c¬ÿ#Am ëÂÑAU  i2cpclk¥;Ûdefaulté5+Áokayõ, rt5640@1crealtek,rt5640¬ÑY mclk$žÛdefaulté60³i2c@ff120000rockchip,rk3399-i2c¬ÿ#Bm ëÂÑBV  i2cpclk¥#Ûdefaulté7+ Ádisabledi2c@ff130000rockchip,rk3399-i2c¬ÿ#Cm ëÂÑCW  i2cpclk¥"Ûdefaulté8+Áokayõ 0œi2c@ff140000rockchip,rk3399-i2c¬ÿ#Dm ëÂÑDX  i2cpclk¥&Ûdefaulté9+ Ádisabledi2c@ff150000rockchip,rk3399-i2c¬ÿ#Em ëÂÑEY  i2cpclk¥%Ûdefaulté:+ Ádisabledi2c@ff160000rockchip,rk3399-i2c¬ÿ#Fm ëÂÑFZ  i2cpclk¥$Ûdefaulté;+ Ádisabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑQ` baudclkapb_pclk¥c=GÛdefaulté<�=Áokayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑRa baudclkapb_pclk¥b=GÛdefaulté> Ádisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑSb baudclkapb_pclk¥d=GÛdefaulté?Áokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑTc baudclkapb_pclk¥e=GÛdefaulté@ Ádisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑG[ spiclkapb_pclk¥DTA A YtxrxÛdefaultéBCDE+ Ádisabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑH\ spiclkapb_pclk¥5TA A YtxrxÛdefaultéFGHI+ Ádisabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑI] spiclkapb_pclk¥4TAAYtxrxÛdefaultéJKLM+ Ádisabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑJ^ spiclkapb_pclk¥CTAAYtxrxÛdefaultéNOPQ+ Ádisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ ÑK_ spiclkapb_pclk¥„TRR YtxrxÛdefaultéSTUV+ Ádisabledthermal-zonescpucdyè‡Wtripscpu_alert0—p£Ð§passive0Xcpu_alert1—$ø£Ð§passive0Ycpu_crit—s£Ð §criticalcooling-mapsmap0®X³ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1®YH³ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpucdyè‡Wtripsgpu_alert0—$ø£Ð§passivegpu_crit—s£Ð §criticaltsadc@ff260000rockchip,rk3399-tsadc¬ÿ&¥a#Om q°ÑOd tsadcapb_pclk®è µtsadc-apbÂsÛinitdefaultsleepéZÙ[ãZíÁokay0Wqos@ffa58000syscon¬ÿ¥€ 0cqos@ffa5c000syscon¬ÿ¥À 0dqos@ffa60080syscon¬ÿ¦€ qos@ffa60100syscon¬ÿ¦ qos@ffa60180syscon¬ÿ¦€ qos@ffa70000syscon¬ÿ§ 0gqos@ffa70080syscon¬ÿ§€ 0hqos@ffa74000syscon¬ÿ§@ 0eqos@ffa76000syscon¬ÿ§` 0fqos@ffa90000syscon¬ÿ© 0iqos@ffa98000syscon¬ÿ©€ 0\qos@ffaa0000syscon¬ÿª 0jqos@ffaa0080syscon¬ÿª€ 0kqos@ffaa8000syscon¬ÿª€ 0lqos@ffaa8080syscon¬ÿª€€ 0mqos@ffab0000syscon¬ÿ« 0]qos@ffab0080syscon¬ÿ«€ 0^qos@ffab8000syscon¬ÿ«€ 0_qos@ffac0000syscon¬ÿ¬ 0`qos@ffac0080syscon¬ÿ¬€ 0aqos@ffac8000syscon¬ÿ¬€ 0nqos@ffac8080syscon¬ÿ¬€€ 0oqos@ffad0000syscon¬ÿ­ 0pqos@ffad8080syscon¬ÿ­€€ qos@ffae0000syscon¬ÿ® 0bpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd¬ÿ1power-controller!rockchip,rk3399-power-controller5+0pd_iep@34¬"ÑáÝI\pd_rga@33¬!ÑÜåI]^pd_vcodec@31¬ÑëêI_pd_vdu@32¬ ÑíìI`apd_gpu@35¬#ÑÐIbpd_edp@25¬Ñlpd_emmc@23¬ÑðIcpd_gmac@22¬ÑÕfIdpd_sd@27¬ÑÎLIepd_sdioaudio@28¬ÑîIfpd_usb3@24¬ÑôIghpd_vio@15¬+pd_hdcp@21¬ÑÞçrIipd_isp0@19¬ÑåßIjkpd_isp1@20¬ÑæàIlmpd_tcpc0@RK3399_PD_TCPC0¬Ñ~}pd_tcpc1@RK3399_PD_TCPC1¬ Ñ€pd_vo@16¬+pd_vopb@17¬ÑÙÙInopd_vopl@18¬ÑÛÛIpsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd¬ÿ2+0…io-domains&rockchip,rk3399-pmu-io-voltage-domainÁokayPqspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ5Ñrr spiclkapb_pclk¥<�Ûdefaultéstuv+ Ádisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿ7Ñrr" baudclkapb_pclk¥f=GÛdefaultéw Ádisabledi2c@ff3c0000rockchip,rk3399-i2c¬ÿ<�#r m ëÂÑr r  i2cpclk¥9Ûdefaultéx+ÁokayÇ€õ¨ pmic@1brockchip,rk808¬ y¥ê×xin32krk808-clkout2Ûdefaultéz_€Ž{š{¦{²{¾{Ê{Ö|â{î{û{|}0´regulatorsDCDC_REG1 "vdd_center1EW q°o™p‡qregulator-state-memœDCDC_REG2 "vdd_cpu_l1EW q°o™p‡q0 regulator-state-memœDCDC_REG3"vcc_ddr1Eregulator-state-memµDCDC_REG4"vcc_1v81EWw@ow@0¶regulator-state-memµÍw@LDO_REG1 "vcc1v8_dvp1EWw@ow@0†regulator-state-memœLDO_REG2 "vcc2v8_dvp1EW*¹€o*¹€regulator-state-memœLDO_REG3 "vcc1v8_pmu1EWw@ow@0}regulator-state-memµÍw@LDO_REG4 "vcc_sdio1EWw@o-ÆÀ0ˆregulator-state-memµÍ-ÆÀLDO_REG5"vcca3v0_codec1EW-ÆÀo-ÆÀregulator-state-memœLDO_REG6"vcc_1v51EWã`oã`regulator-state-memµÍã`LDO_REG7"vcca1v8_codec1EWw@ow@0‡regulator-state-memœLDO_REG8"vcc_3v01EW-ÆÀo-ÆÀ0qregulator-state-memµÍ-ÆÀSWITCH_REG1 "vcc3v3_s31E0regulator-state-memœSWITCH_REG2 "vcc3v3_s01Eregulator-state-memœregulator@40silergy,syr827¬@é "vdd_cpu_bW ß4oã`‡è1E {0regulator-state-memœregulator@41silergy,syr828¬Aé"vdd_gpuW ß4oã`‡è1E {regulator-state-memœi2c@ff3d0000rockchip,rk3399-i2c¬ÿ=#r m ëÂÑr r  i2cpclk¥8Ûdefaulté~+ÁokayõX accelerometer@68invensense,mpu6500¬h y¥i2c@ff3e0000rockchip,rk3399-i2c¬ÿ>#r m ëÂÑr r  i2cpclk¥:Ûdefaulté+ Ádisabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB Ûdefaulté€Ñr pwmÁokay0­pwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB ÛdefaultéÑr pwm Ádisabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB  Ûdefaulté‚Ñr pwmÁokay0ºpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB0 ÛdefaultéƒÑr pwm Ádisabledvideo-codec@ff650000rockchip,rk3399-vpu¬ÿe ¥rq FvepuvdpuÑëê  aclkhclk „iommu@ff650800rockchip,iommu¬ÿe@¥sFvpu_mmuÑëê  aclkiface #0„iommu@ff660480rockchip,iommu ¬ÿf€@ÿfÀ@¥u Fvdec_mmuÑíì  aclkiface # Ádisablediommu@ff670800rockchip,iommu¬ÿg@¥*Fiep_mmuÑáÝ  aclkiface # Ádisabledrga@ff680000rockchip,rk3399-rga¬ÿh¥7ÑÜåm aclkhclksclk®jgi µcoreaxiahb!efuse@ff690000rockchip,rk3399-efuse¬ÿi€+Ñ}  pclk_efusecpu-id@7¬cpu-leakage@17¬gpu-leakage@18¬center-leakage@19¬cpu-leakage@1a¬logic-leakage@1b¬wafer-info@1c¬pmu-clock-controller@ff750000rockchip,rk3399-pmucru¬ÿu…ê 0#rm(Jñ0rclock-controller@ff760000rockchip,rk3399-cru¬ÿvê 0€#ÀÀ@ÂÁBÉÂCãÞx@m#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂ0syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd¬ÿw+0io-domains"rockchip,rk3399-io-voltage-domainÁokay =† J‡ Wˆ dqusb2-phy@e450rockchip,rk3399-usb2phy¬äPÑ{ phyclkê×clk_usbphy0_480mÁokay0(host-port t¥ FlinestateÁokayW‰0)otg-port t0¥ghjFotg-bvalidotg-idlinestateÁokay0,usb2-phy@e460rockchip,rk3399-usb2phy¬ä`Ñ| phyclkê×clk_usbphy1_480mÁokay0*host-port t¥ FlinestateÁokayW‰0+otg-port t0¥lmoFotg-bvalidotg-idlinestateÁokay0.phy@f780rockchip,rk3399-emmc-phy¬÷€$ÑŠ emmcclk tÁokay0'pcie-phyrockchip,rk3399-pcie-phyÑŠ refclk t®‡ 2µphyÁokay0phy@ff7c0000rockchip,rk3399-typec-phy¬ÿ|Ñ~} tcpdcoretcpdphy-ref#~múð€®•”Lµuphyuphy-pipeuphy-tcphyÁokaydp-port t00usb3-port t0-phy@ff800000rockchip,rk3399-typec-phy¬ÿ€Ñ€ tcpdcoretcpdphy-ref#€múð€ ®œMµuphyuphy-pipeuphy-tcphyÁokaydp-port t01usb3-port t0/watchdog@ff848000 snps,dw-wdt¬ÿ„€Ñ|¥xrktimer@ff850000rockchip,rk3399-timer¬ÿ…¥QÑhZ  pclktimerspdif@ff870000rockchip,rk3399-spdif¬ÿ‡¥BTRYtx  mclkhclkÑU×Ûdefaulté‹ž Ádisabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿˆ¥'TRRYtxrx i2s_clki2s_hclkÑVÔÛdefault錞Áokay “ ®i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿ‰¥(TRRYtxrx i2s_clki2s_hclkÑWÕÛdefault鍞Áokay “ ®0²i2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿŠ¥)TRRYtxrx i2s_clki2s_hclkÑXÖžÁokay0švop@ff8f0000rockchip,rk3399-vop-lit¬ÿ>ü¥w#ÛÛmׄõáÑÛµÛ aclk_vopdclk_vophclk_vop Ž® µaxiahbdclkÁokayport+0endpoint@0¬¯0¡endpoint@1¬¯0¦endpoint@2¬¯‘0Ÿendpoint@3¬¯’0£endpoint@4¬¯“03iommu@ff8f3f00rockchip,iommu¬ÿ?¥w Fvopl_mmuÑÛÛ  aclkiface #Áokay0Žvop@ff900000rockchip,rk3399-vop-big¬ÿ>ü¥v#ÙÙmׄõáÑÙ´Ù aclk_vopdclk_vophclk_vop ”® µaxiahbdclkÁokayport+0endpoint@0¬¯•0¥endpoint@1¬¯–0 endpoint@2¬¯—0žendpoint@3¬¯˜0¢endpoint@4¬¯™02iommu@ff903f00rockchip,iommu¬ÿ?¥v Fvopb_mmuÑÙÙ  aclkiface #Áokay0”iommu@ff914000rockchip,iommu ¬ÿ‘@ÿ‘P¥+ Fisp0_mmuÑéã  aclkiface # Èiommu@ff924000rockchip,iommu ¬ÿ’@ÿ’P¥, Fisp1_mmuÑêä  aclkiface # Èhdmi-soundsimple-audio-card ãi2s ü hdmi-sound Ádisabledsimple-audio-card,cpu -šsimple-audio-card,codec -›hdmi@ff940000rockchip,rk3399-dw-hdmi¬ÿ”¥(Ñtqop iahbisfrvpllgrfcecGžÁokay 7œÛdefaulté0›portsport+endpoint@0¬¯ž0—endpoint@1¬¯Ÿ0‘mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€¥- Ñ¢p£o refpclkphy_cfggrf®ûµapb+ Ádisabledports+port@0¬+endpoint@0¬¯ 0–endpoint@1¬¯¡0mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€€¥. Ñ¢q¤o refpclkphy_cfggrf®üµapb+ Ádisabledports+port@0¬+endpoint@0¬¯¢0˜endpoint@1¬¯£0’edp@ff970000rockchip,rk3399-edp¬ÿ—€¥ Ñjlo  dppclkgrfÛdefault餮µdp Ádisabledports+port@0¬+endpoint@0¬¯¥0•endpoint@1¬¯¦0gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860¬ÿš0¥ FjobmmugpuÑÐ# Ádisabled§pinctrlrockchip,rk3399-pinctrl C…+÷gpio0@ff720000rockchip,gpio-bank¬ÿrÑr¥ P `ó0"gpio1@ff730000rockchip,gpio-bank¬ÿsÑr¥ P `ó0ygpio2@ff780000rockchip,gpio-bank¬ÿxÑP¥ P `ó0±gpio3@ff788000rockchip,gpio-bank¬ÿx€ÑQ¥ P `ó0gpio4@ff790000rockchip,gpio-bank¬ÿyÑR¥ P `ó0pcfg-pull-up l0«pcfg-pull-down y0¬pcfg-pull-none ˆ0¨pcfg-pull-none-12ma ˆ^ 0ªpcfg-pull-none-13ma ˆ^ 0©pcfg-pull-none-18ma ˆ^pcfg-pull-none-20ma ˆ^pcfg-pull-up-2ma l^pcfg-pull-up-8ma l^pcfg-pull-up-18ma l^pcfg-pull-up-20ma l^pcfg-pull-down-4ma y^pcfg-pull-down-8ma y^pcfg-pull-down-12ma y^ pcfg-pull-down-18ma y^pcfg-pull-down-20ma y^pcfg-output-high •pcfg-output-low ¡clockclk-32k ¬¨edpedp-hpd ¬¨0¤gmacrgmii-pins𠬩¨ ¨ © ¨ ¨¨¨¨©©¨¨©©0rmii-pins  ¬ ¨ © ¨ ¨ ¨¨¨¨©©i2c0i2c0-xfer ¬¨¨0xi2c1i2c1-xfer ¬¨¨05i2c2i2c2-xfer ¬ªª07i2c3i2c3-xfer ¬¨¨08i2c4i2c4-xfer ¬ ¨ ¨0~i2c5i2c5-xfer ¬ ¨ ¨09i2c6i2c6-xfer ¬ ¨ ¨0:i2c7i2c7-xfer ¬¨¨0;i2c8i2c8-xfer ¬¨¨0i2s0i2s0-2ch-bus` ¬¨¨¨¨¨¨i2s0-8ch-bus ¬¨¨¨¨¨¨¨¨¨0Œi2s1i2s1-2ch-busP ¬¨¨¨¨¨0sdio0sdio0-bus1 ¬«sdio0-bus4@ ¬««««0sdio0-cmd ¬«0 sdio0-clk ¬¨0!sdio0-cd ¬«sdio0-pwr ¬«sdio0-bkpwr ¬«sdio0-wp ¬«sdio0-int ¬«sdmmcsdmmc-bus1 ¬«sdmmc-bus4@ ¬« « « «0&sdmmc-clk ¬ ¨0$sdmmc-cmd ¬ «0%sdmmc-cd ¬«sdmmc-wp ¬«sleepap-pwroff ¬¨ddrio-pwroff ¬¨spdifspdif-bus ¬¨0‹spdif-bus-1 ¬¨spi0spi0-clk ¬«0Bspi0-cs0 ¬«0Espi0-cs1 ¬«spi0-tx ¬«0Cspi0-rx ¬«0Dspi1spi1-clk ¬ «0Fspi1-cs0 ¬ «0Ispi1-rx ¬«0Hspi1-tx ¬«0Gspi2spi2-clk ¬ «0Jspi2-cs0 ¬ «0Mspi2-rx ¬ «0Lspi2-tx ¬ «0Kspi3spi3-clk ¬«0sspi3-cs0 ¬«0vspi3-rx ¬«0uspi3-tx ¬«0tspi4spi4-clk ¬«0Nspi4-cs0 ¬«0Qspi4-rx ¬«0Pspi4-tx ¬«0Ospi5spi5-clk ¬«0Sspi5-cs0 ¬«0Vspi5-rx ¬«0Uspi5-tx ¬«0Ttestclktest-clkout0 ¬¨test-clkout1 ¬¨test-clkout2 ¬¨tsadcotp-gpio ¬¨0Zotp-out ¬¨0[uart0uart0-xfer ¬«¨0<�uart0-cts ¬¨0=uart0-rts ¬¨uart1uart1-xfer ¬ « ¨0>uart2auart2a-xfer ¬« ¨uart2buart2b-xfer ¬«¨uart2cuart2c-xfer ¬«¨0?uart3uart3-xfer ¬«¨0@uart3-cts ¬¨uart3-rts ¬¨uart4uart4-xfer ¬«¨0wuarthdcpuarthdcp-xfer ¬«¨pwm0pwm0-pin ¬¨0€pwm0-pin-pull-down ¬¬vop0-pwm-pin ¬¨vop1-pwm-pin ¬¨pwm1pwm1-pin ¬¨0pwm1-pin-pull-down ¬¬pwm2pwm2-pin ¬¨0‚pwm2-pin-pull-down ¬¬pwm3apwm3a-pin ¬¨0ƒpwm3bpwm3b-pin ¬¨hdmihdmi-i2c-xfer ¬¨¨hdmi-cec ¬¨0pciepci-clkreqn-cpm ¬¨0pci-clkreqnb-cpm ¬¨pcie-pwr-en ¬¨0·pcie-3g-drv ¬«buttonspwrbtn ¬«0®lcd-panellcd-panel-reset ¬«pmicvsel1-gpio ¬¬vsel2-gpio ¬¬pmic-int-l ¬«0zsdio-pwrseqwifi-enable-h ¬ ¨0µrt5640rt5640-hpcon ¬¨06usb2vcc5v0-host-en ¬¨0¹wifiwifi-host-wake-l ¬¨0#ledswork_led-gpio ¬¨0¯diy_led-gpio ¬ ¨0°opp-table0operating-points-v2 º0 opp00 ÅQ– Ì 5 Úœ@opp01 Å#ÃF Ì 5opp02 Å0£, Ì øPopp03 Å<Ü ÌHopp04 ÅG†Œ ÌB@opp05 ÅTfr Ì*ˆopp-table1operating-points-v2 º0 opp00 ÅQ– Ì 5 Úœ@opp01 Å#ÃF Ì 5opp02 Å0£, Ì –¨opp03 Å<Ü Ì Yøopp04 ÅG†Œ Ì~ðopp05 ÅTfr Ì£èopp06 Å_Ø" ÌÈàopp07 ÅkIÒ ÌO€opp-table2operating-points-v20§opp00 Å ëÂ Ì 5opp01 ųÜ@ Ì 5opp02 Åׄ Ì –¨opp03 ÅÍe Ì Yøopp04 Å#ÃF ÌHopp05 Å/¯ ÌÈàchosen ëserial2:1500000n8backlightpwm-backlight ÷y  ­a¨   !"#$%&'()*+,-./0123456789:;<�=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…†‡ˆ‰Š‹ŒŽ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ Èexternal-gmac-clock fixed-clockÇsY@ ×clkin_gmacê0dc-12vregulator-fixed"dc_12v1EW·o·0¸gpio-keys gpio-keys 4Ûdefaulté®power ?d Ë" QGPIO Key Power Wt€leds gpio-ledsÛdefault鯰work-led Qwork bon ˱diy-led Qdiy boff Ë" rt5640-soundsimple-audio-card rockchip,rt5640-codec ãi2s ü- pMicrophoneMic JackHeadphoneHeadphone JackH ŠMic JackMICBIAS1IN1PMic JackHeadphone JackHPOLHeadphone JackHPORsimple-audio-card,cpu -²simple-audio-card,codec -³sdio-pwrseqmmc-pwrseq-simpleÑ´  ext_clockÛdefaultéµ ¤" 0vcc1v8-s3regulator-fixed "vcc1v8_s31EWw@ow@ ¶04vcc3v3-pcie-regulatorregulator-fixed ° vyÛdefaulté· "vcc3v3_pcie1E ¸vcc3v3-sysregulator-fixed "vcc3v3_sys1EW2Z o2Z  {0|vcc5v0-host-regulatorregulator-fixed ° vyÛdefaulté¹ "vcc5v0_host1 {0‰vcc-sysregulator-fixed"vcc_sys1EWLK@oLK@ ¸0{vdd-logpwm-regulator ºa¨"vdd_log1EW 5o\À { compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usportsinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsranges#dma-cellsclock-namesreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapphysphy-namesresetsreset-namesstatusep-gpiosnum-lanespinctrl-namespinctrl-0interrupt-controllerpower-domainsrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablenum-slotssd-uhs-sdr104vqmmc-supplyvmmc-supplybrcm,drive-strengthassigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controlleraffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsrealtek,in1-differentialreg-shiftreg-io-widthdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cellsiommus#iommu-cells#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disableoutput-highoutput-lowrockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathenable-gpiospwmsbrightness-levelsdefault-brightness-levelautorepeatdebounce-intervallabellinux,codedefault-statesimple-audio-card,widgetssimple-audio-card,routingreset-gpiosenable-active-high