Ð
þíÖ¦8ËL(ZËvamrs,ficusrockchip,rk3399+796boards RK3399 Ficusaliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000„/serial@ff1a0000Œ/serial@ff1b0000”/serial@ff370000cpus+cpu-mapcluster0core0œcore1œcore2œcore3œcluster1core0œcore1œcpu@0 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@1 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@2 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@3 cpuarm,cortex-a53¬°psci¾åÑØçd
%0cpu@100 cpuarm,cortex-a72¬°psci¾Ñ Øç´
%0cpu@101 cpuarm,cortex-a72¬°psci¾Ñ Øç´
%0idle-states8pscicpu-sleeparm,idle-stateEVmx~úŽ„0 cluster-sleeparm,idle-stateEVm~ôŽÐ0
display-subsystemrockchip,display-subsystemŸpmu_a53arm,cortex-a53-pmu¥pmu_a72arm,cortex-a72-pmu¥psci
arm,psci-1.0·smctimerarm,armv8-timer@¥
°xin24mfixed-clockÇn6×xin24mêambasimple-bus+÷dma-controller@ff6d0000arm,pl330arm,primecell¬ÿm@ ¥þÑÓ apb_pclk0Ydma-controller@ff6e0000arm,pl330arm,primecell¬ÿn@ ¥þÑÔ apb_pclk0Hpcie@f8000000rockchip,rk3399-pcie ¬øýaxi-baseapb-base+0<� ÑÅÄG aclkaclk-perfhclkpm0¥123FsyslegacyclientV`iwˆ— Ÿ,¤pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38÷ƒúúàûàûà8®‚ƒ„…†€(µcoremgmtmgmt-stickypipepmpclkaclkÁokayÈÒdefaultàêúinterrupt-controller0ethernet@fe300000rockchip,rk3399-gmac¬þ0¥Fmacirq8ÑighfjÕfM stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac®‰
µstmmaceth&Áokay3¦CZinputgrrgmiiÒdefaultà{‹¡'ÃP¶(¿dwmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ1@¥@ÈðÑ€ ÑîMœ biuciuciu-driveciu-sampleÖ®yµresetÁokayáÇúð€ëø *Òdefaultà !"8+wifi@1brcm,bcm4329-fmac¬#¥
Fhost-wakeÒdefaultà$dwmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc¬þ2@¥AÈðÑ€3ÍFë ÑÎLš› biuciuciu-driveciu-sampleÖ®zµresetÁokayá[øÇõám† õá€#‰8”%¡ Òdefaultà&'()sdhci@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1¬þ3¥³3NFëÂÑNð clk_xinclk_ahb×emmc_cardclockêŸ*¤phy_arasanÉÁokayáÚé*0Žusb@fe380000
generic-ehci¬þ8¥ÑÈÉ+ usbhostarbiterutmiŸ,¤usbÁokayusb@fe3a0000
generic-ohci¬þ:¥ÑÈÉ+ usbhostarbiterutmiŸ,¤usbÁokayusb@fe3c0000
generic-ehci¬þ<�¥ÑÊË- usbhostarbiterutmiŸ.¤usbÁokayusb@fe3e0000
generic-ohci¬þ>¥ ÑÊË- usbhostarbiterutmiŸ.¤usbÁokayusb@fe800000rockchip,rk3399-dwc3+÷0уöøôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®% µusb3-otgÁokayusb@fe800000
snps,dwc3¬þ€¥iÑöƒ refbus_earlysuspendhostŸ/0¤usb2-phyusb3-phy
utmi_wide,Mf‡Áokayusb@fe900000rockchip,rk3399-dwc3+÷0Ñ‚„÷øôùG ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk®& µusb3-otgÁokayusb@fe900000
snps,dwc3¬þ¥nÑ‚÷„ refbus_earlysuspendhostŸ12¤usb2-phyusb3-phy
utmi_wide,Mf‡Áokaydp@fec00000rockchip,rk3399-cdn-dp¬þÀ¥ 3r¡Fõáë Ñru¡o core-clkpclkspdifgrfŸ34 ®HJýµspdifdptxapbcore&© Ádisabledportsport+endpoint@0¬º50endpoint@1¬º60—interrupt-controller@fee00000arm,gic-v3+÷P¬þàþðÿðÿñÿò¥ 0interrupt-controller@fee20000arm,gic-v3-itsʬþâ0ppi-partitionsinterrupt-partition-0Ù0interrupt-partition-1Ù0saradc@ff100000rockchip,rk3399-saradc¬ÿ¥>âÑPe saradcapb_pclk®Ôµsaradc-apb Ádisabledi2c@ff110000rockchip,rk3399-i2c¬ÿ3AFëÂÑAU i2cpclk¥;Òdefaultà7+Áokayi2c@ff120000rockchip,rk3399-i2c¬ÿ3BFëÂÑBV i2cpclk¥#Òdefaultà8+Áokayi2c@ff130000rockchip,rk3399-i2c¬ÿ3CFëÂÑCW i2cpclk¥"Òdefaultà9+Áokay0 i2c@ff140000rockchip,rk3399-i2c¬ÿ3DFëÂÑDX i2cpclk¥&Òdefaultà:+ Ádisabledi2c@ff150000rockchip,rk3399-i2c¬ÿ3EFëÂÑEY i2cpclk¥%Òdefaultà;+ Ádisabledi2c@ff160000rockchip,rk3399-i2c¬ÿ3FFëÂÑFZ i2cpclk¥$Òdefaultà<�+ Ádisabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑQ` baudclkapb_pclk¥côþÒdefaultà=>?Áokaybluetoothbrcm,bcm43438-btÑ@
ext_clockA#1# ÒdefaultàBCDserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑRa baudclkapb_pclk¥bôþÒdefaultàE Ádisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑSb baudclkapb_pclk¥dôþÒdefaultàFÁokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿÑTc baudclkapb_pclk¥eôþÒdefaultàG Ádisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑG[ spiclkapb_pclk¥D@H
HEtxrxÒdefaultàIJKL+ Ádisabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑH\ spiclkapb_pclk¥5@HH
EtxrxÒdefaultàMNOP+ÁokayOspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑI] spiclkapb_pclk¥4@HHEtxrxÒdefaultàQRST+ Ádisabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿÑJ^ spiclkapb_pclk¥C@HHEtxrxÒdefaultàUVWX+ Ádisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ ÑK_ spiclkapb_pclk¥„@YY EtxrxÒdefaultàZ[\]+ Ádisabledthermal-zonescpuXdnè|^tripscpu_alert0Œp˜Ð§passive0_cpu_alert1Œ$ø˜Ð§passive0`cpu_critŒs˜Ð §criticalcooling-mapsmap0£_¨ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1£`H¨ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpuXdnè|^tripsgpu_alert0Œ$ø˜Ð§passivegpu_critŒs˜Ð §criticaltsadc@ff260000rockchip,rk3399-tsadc¬ÿ&¥a3OFq°ÑOd tsadcapb_pclk®è
µtsadc-apb&·°ÒinitdefaultsleepàaÎbØaâÁokayø0^qos@ffa58000syscon¬ÿ¥€ 0jqos@ffa5c000syscon¬ÿ¥À 0kqos@ffa60080syscon¬ÿ¦€ qos@ffa60100syscon¬ÿ¦ qos@ffa60180syscon¬ÿ¦€ qos@ffa70000syscon¬ÿ§ 0nqos@ffa70080syscon¬ÿ§€ 0oqos@ffa74000syscon¬ÿ§@ 0lqos@ffa76000syscon¬ÿ§` 0mqos@ffa90000syscon¬ÿ© 0pqos@ffa98000syscon¬ÿ©€ 0cqos@ffaa0000syscon¬ÿª 0qqos@ffaa0080syscon¬ÿª€ 0rqos@ffaa8000syscon¬ÿª€ 0sqos@ffaa8080syscon¬ÿª€€ 0tqos@ffab0000syscon¬ÿ« 0dqos@ffab0080syscon¬ÿ«€ 0eqos@ffab8000syscon¬ÿ«€ 0fqos@ffac0000syscon¬ÿ¬ 0gqos@ffac0080syscon¬ÿ¬€ 0hqos@ffac8000syscon¬ÿ¬€ 0uqos@ffac8080syscon¬ÿ¬€€ 0vqos@ffad0000syscon¬ÿ 0wqos@ffad8080syscon¬ÿ€€ qos@ffae0000syscon¬ÿ® 0ipower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd¬ÿ1power-controller!rockchip,rk3399-power-controller*+0pd_iep@34¬"ÑáÝ>cpd_rga@33¬!ÑÜå>depd_vcodec@31¬Ñëê>fpd_vdu@32¬ Ñíì>ghpd_gpu@35¬#ÑÐ>ipd_edp@25¬Ñlpd_emmc@23¬Ñð>jpd_gmac@22¬ÑÕf>kpd_sd@27¬ÑÎL>lpd_sdioaudio@28¬Ñî>mpd_usb3@24¬Ñô>nopd_vio@15¬+pd_hdcp@21¬ÑÞçr>ppd_isp0@19¬Ñåß>qrpd_isp1@20¬Ñæà>stpd_tcpc0@RK3399_PD_TCPC0¬Ñ~}pd_tcpc1@RK3399_PD_TCPC1¬ Ñ€pd_vo@16¬+pd_vopb@17¬ÑÙÙ>uvpd_vopl@18¬ÑÛÛ>wsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd¬ÿ2+0Šio-domains&rockchip,rk3399-pmu-io-voltage-domainÁokayExspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi¬ÿ5Ñyy spiclkapb_pclk¥<�Òdefaultàz{|}+ Ádisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart¬ÿ7Ñyy" baudclkapb_pclk¥fôþÒdefaultà~ Ádisabledi2c@ff3c0000rockchip,rk3399-i2c¬ÿ<�3y FëÂÑy y i2cpclk¥9Òdefaultà+ÁokayÇ€T¨kregulator@40silergy,syr827¬@ƒ
vdd_cpu_b¯
ß4Çã`ßèô€Áokay0regulator-state-mem%regulator@41silergy,syr828¬Aƒ vdd_gpu¯
ß4Çã`ßèô€0¬regulator-state-mem%pmic@1brockchip,rk808¬¥Òdefaultà‚>_ê×xin32krk808-clkout2m€y€…€‘€€©€µÁ€Í€Ú€çôx0@regulatorsDCDC_REG1 vdd_center¯q°Ç™pôregulator-state-mem%DCDC_REG2
vdd_cpu_l¯q°Ç™pô0regulator-state-mem%DCDC_REG3 vcc_ddrôregulator-state-mem DCDC_REG4 vcc_1v8¯w@Çw@ô0xregulator-state-mem w@LDO_REG1 vcc1v8_dvp¯w@Çw@ôregulator-state-mem w@LDO_REG2
vcca1v8_hdmi¯w@Çw@ôregulator-state-mem w@LDO_REG3 vcca_1v8¯w@Çw@ôregulator-state-mem w@LDO_REG4 vcc_sd¯w@Ç2Z ô0%regulator-state-mem 2Z LDO_REG5
vcc3v0_sd¯-ÆÀÇ-ÆÀôregulator-state-mem -ÆÀLDO_REG6 vcc_1v5¯ã`Çã`ôregulator-state-mem ã`LDO_REG7
vcca0v9_hdmi¯
» Ç
» ôregulator-state-mem
» LDO_REG8 vcc_3v0¯-ÆÀÇ-ÆÀô0Œregulator-state-mem -ÆÀSWITCH_REG1
vcc3v3_s3ôregulator-state-mem SWITCH_REG2
vcc3v3_s0ôregulator-state-mem i2c@ff3d0000rockchip,rk3399-i2c¬ÿ=3y
FëÂÑy
y i2cpclk¥8Òdefaultàƒ+Áokayi2c@ff3e0000rockchip,rk3399-i2c¬ÿ>3yFëÂÑyy i2cpclk¥:Òdefaultà„+ Ádisabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB 5Òdefaultà…Ñy pwm Ádisabledpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB 5Òdefaultà†Ñy pwm Ádisabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB 5Òdefaultà‡Ñy pwmÁokaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm¬ÿB0 5ÒdefaultàˆÑy pwmÁokayvideo-codec@ff650000rockchip,rk3399-vpu¬ÿe ¥rq
FvepuvdpuÑëê
aclkhclk @‰iommu@ff650800rockchip,iommu¬ÿe@¥sFvpu_mmuÑëê aclkiface G0‰iommu@ff660480rockchip,iommu ¬ÿf€@ÿfÀ@¥u Fvdec_mmuÑíì aclkiface G Ádisablediommu@ff670800rockchip,iommu¬ÿg@¥*Fiep_mmuÑáÝ aclkiface G Ádisabledrga@ff680000rockchip,rk3399-rga¬ÿh¥7ÑÜåm aclkhclksclk®jgi
µcoreaxiahb!efuse@ff690000rockchip,rk3399-efuse¬ÿi€+Ñ} pclk_efusecpu-id@7¬cpu-leakage@17¬gpu-leakage@18¬center-leakage@19¬cpu-leakage@1a¬logic-leakage@1b¬wafer-info@1c¬pmu-clock-controller@ff750000rockchip,rk3399-pmucru¬ÿu&Šê T3yF(Jñ0yclock-controller@ff760000rockchip,rk3399-cru¬ÿv&ê T€3ÀÀ@ÂÁBÉÂCãÞx@F#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€×„ׄëÂëÂ0syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd¬ÿw+0io-domains"rockchip,rk3399-io-voltage-domainÁokay a‹ n‹ {% ˆŒusb2-phy@e450rockchip,rk3399-usb2phy¬äPÑ{ phyclkê×clk_usbphy0_480mÁokay0+host-port ˜¥
FlinestateÁokayg0,otg-port ˜0¥ghjFotg-bvalidotg-idlinestateÁokay0/usb2-phy@e460rockchip,rk3399-usb2phy¬ä`Ñ| phyclkê×clk_usbphy1_480mÁokay0-host-port ˜¥
FlinestateÁokayg0.otg-port ˜0¥lmoFotg-bvalidotg-idlinestateÁokay01phy@f780rockchip,rk3399-emmc-phy¬÷€$ÑŽ emmcclk ˜Áokay0*pcie-phyrockchip,rk3399-pcie-phyÑŠ refclk ˜®‡ £2µphyÁokay0phy@ff7c0000rockchip,rk3399-typec-phy¬ÿ|Ñ~} tcpdcoretcpdphy-ref3~Fúð€®•”Lµuphyuphy-pipeuphy-tcphy&Áokaydp-port ˜03usb3-port ˜00phy@ff800000rockchip,rk3399-typec-phy¬ÿ€Ñ€ tcpdcoretcpdphy-ref3€Fúð€ ®œMµuphyuphy-pipeuphy-tcphy&Áokaydp-port ˜04usb3-port ˜02watchdog@ff848000snps,dw-wdt¬ÿ„€Ñ|¥xrktimer@ff850000rockchip,rk3399-timer¬ÿ…¥QÑhZ pclktimerspdif@ff870000rockchip,rk3399-spdif¬ÿ‡¥B@YEtx
mclkhclkÑU×Òdefaultà© Ádisabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿˆ&¥'@YYEtxrx i2s_clki2s_hclkÑVÔÒdefaultà© Ádisabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿ‰¥(@YYEtxrx i2s_clki2s_hclkÑWÕÒdefaultà‘© Ádisabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s¬ÿŠ¥)@YYEtxrx i2s_clki2s_hclkÑXÖ©Áokay0žvop@ff8f0000rockchip,rk3399-vop-lit¬ÿ>ü¥w3ÛÛFׄõáÑÛµÛ aclk_vopdclk_vophclk_vop @’®
µaxiahbdclkÁokayport+0endpoint@0¬º“0¥endpoint@1¬º”0ªendpoint@2¬º•0£endpoint@3¬º–0§endpoint@4¬º—06iommu@ff8f3f00rockchip,iommu¬ÿ?¥w Fvopl_mmuÑÛÛ aclkiface GÁokay0’vop@ff900000rockchip,rk3399-vop-big¬ÿ>ü¥v3ÙÙFׄõáÑÙ´Ù aclk_vopdclk_vophclk_vop @˜®
µaxiahbdclkÁokayport+0endpoint@0¬º™0©endpoint@1¬ºš0¤endpoint@2¬º›0¢endpoint@3¬ºœ0¦endpoint@4¬º05iommu@ff903f00rockchip,iommu¬ÿ?¥v Fvopb_mmuÑÙÙ aclkiface GÁokay0˜iommu@ff914000rockchip,iommu ¬ÿ‘@ÿ‘P¥+ Fisp0_mmuÑéã aclkiface G ·iommu@ff924000rockchip,iommu ¬ÿ’@ÿ’P¥, Fisp1_mmuÑêä aclkiface G ·hdmi-soundsimple-audio-card Òi2s ë
hdmi-soundÁokaysimple-audio-card,cpu
žsimple-audio-card,codec
Ÿhdmi@ff940000rockchip,rk3399-dw-hdmi¬ÿ”¥(Ñtqop iahbisfrvpllgrfcecþ&©Áokay
& Òdefaultà¡0Ÿportsport+endpoint@0¬º¢0›endpoint@1¬º£0•mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€¥- Ñ¢p£o refpclkphy_cfggrf®ûµapb&+ Ádisabledports+port@0¬+endpoint@0¬º¤0šendpoint@1¬º¥0“mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¬ÿ–€€¥. Ñ¢q¤o refpclkphy_cfggrf®üµapb&+ Ádisabledports+port@0¬+endpoint@0¬º¦0œendpoint@1¬º§0–edp@ff970000rockchip,rk3399-edp¬ÿ—€¥
Ñjlo dppclkgrfÒdefaultਮµdp& Ádisabledports+port@0¬+endpoint@0¬º©0™endpoint@1¬ºª0”gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860¬ÿš0¥FjobmmugpuÑÐ#Áokay«
2¬pinctrlrockchip,rk3399-pinctrl&
>Š+÷gpio0@ff720000rockchip,gpio-bank¬ÿrÑy¥
K
[0#gpio1@ff730000rockchip,gpio-bank¬ÿsÑy¥
K
[0gpio2@ff780000rockchip,gpio-bank¬ÿxÑP¥
K
[0Agpio3@ff788000rockchip,gpio-bank¬ÿx€ÑQ¥
K
[0gpio4@ff790000rockchip,gpio-bank¬ÿyÑR¥
K
[0pcfg-pull-up
g0±pcfg-pull-down
t0¶pcfg-pull-none
ƒ0pcfg-pull-none-12ma
ƒ
0°pcfg-pull-none-13ma
ƒ
0®pcfg-pull-none-18ma
ƒ
0µpcfg-pull-none-20ma
ƒ
0³pcfg-pull-up-2ma
g
pcfg-pull-up-8ma
g
0´pcfg-pull-up-18ma
g
pcfg-pull-up-20ma
g
0²pcfg-pull-down-4ma
t
pcfg-pull-down-8ma
t
pcfg-pull-down-12ma
t
pcfg-pull-down-18ma
t
pcfg-pull-down-20ma
t
pcfg-output-high
Ÿpcfg-output-low
«0¯clockclk-32k
¶edpedp-hpd
¶0¨gmacrgmii-pinsð
¶®
® ®®®®0rmii-pins
¶
®
®®rgmii-sleep-pins
¶¯i2c0i2c0-xfer
¶0i2c1i2c1-xfer
¶07i2c2i2c2-xfer
¶°°08i2c3i2c3-xfer
¶09i2c4i2c4-xfer
¶0ƒi2c5i2c5-xfer
¶
0:i2c6i2c6-xfer
¶
0;i2c7i2c7-xfer
¶0<�i2c8i2c8-xfer
¶0„i2s0i2s0-2ch-bus`
¶i2s0-8ch-bus
¶0i2s1i2s1-2ch-busP
¶0‘sdio0sdio0-bus1
¶±sdio0-bus4@
¶²²²²0 sdio0-cmd
¶²0!sdio0-clk
¶³0"sdio0-cd
¶±sdio0-pwr
¶±sdio0-bkpwr
¶±sdio0-wp
¶±sdio0-int
¶±sdmmcsdmmc-bus1
¶´sdmmc-bus4@
¶´ ´
´´0)sdmmc-clk
¶µ0&sdmmc-cmd
¶
´0'sdmmc-cd
¶±0(sdmmc-wp
¶±sleepap-pwroff
¶ddrio-pwroff
¶spdifspdif-bus
¶0spdif-bus-1
¶spi0spi0-clk
¶±0Ispi0-cs0
¶±0Lspi0-cs1
¶±spi0-tx
¶±0Jspi0-rx
¶±0Kspi1spi1-clk
¶ ±0Mspi1-cs0
¶
±0Pspi1-rx
¶±0Ospi1-tx
¶±0Nspi2spi2-clk
¶±0Qspi2-cs0
¶±0Tspi2-rx
¶ ±0Sspi2-tx
¶
±0Rspi3spi3-clk
¶±0zspi3-cs0
¶±0}spi3-rx
¶±0|spi3-tx
¶±0{spi4spi4-clk
¶±0Uspi4-cs0
¶±0Xspi4-rx
¶±0Wspi4-tx
¶±0Vspi5spi5-clk
¶±0Zspi5-cs0
¶±0]spi5-rx
¶±0\spi5-tx
¶±0[testclktest-clkout0
¶test-clkout1
¶test-clkout2
¶tsadcotp-gpio
¶0aotp-out
¶0buart0uart0-xfer
¶±0=uart0-cts
¶0>uart0-rts
¶0?uart1uart1-xfer
¶±
0Euart2auart2a-xfer
¶± uart2buart2b-xfer
¶±uart2cuart2c-xfer
¶±0Fuart3uart3-xfer
¶±0Guart3-cts
¶uart3-rts
¶uart4uart4-xfer
¶±0~uarthdcpuarthdcp-xfer
¶±pwm0pwm0-pin
¶0…pwm0-pin-pull-down
¶¶vop0-pwm-pin
¶vop1-pwm-pin
¶pwm1pwm1-pin
¶0†pwm1-pin-pull-down
¶¶pwm2pwm2-pin
¶0‡pwm2-pin-pull-down
¶¶pwm3apwm3a-pin
¶0ˆpwm3bpwm3b-pin
¶hdmihdmi-i2c-xfer
¶hdmi-cec
¶0¡pciepci-clkreqn-cpm
¶0pci-clkreqnb-cpm
¶pcie-drv
¶0¹btbt-enable-h
¶ 0Dbt-host-wake-l
¶0Bbt-wake-l
¶0Cpmicpmic-int-l
¶±0‚vsel1-gpio
¶¶vsel2-gpio
¶¶sdio-pwrseqwifi-enable-h
¶
0·wifiwifi-host-wake-l
¶0$usb2host-vbus-drv
¶0ºledsuser_led1
¶0»user_led2
¶0¼user_led3
¶0½user_led4
¶0¾wlan_led
¶0¿bt_led
¶0Àopp-table0operating-points-v2
Ä0opp00
ÏQ–
Ö5
äœ@opp01
Ï#ÃF
Ö5opp02
Ï0£,
ÖøPopp03
Ï<Ü
ÖHopp04
ÏG†Œ
ÖB@opp05
ÏTfr
Ö*ˆopp-table1operating-points-v2
Ä0
opp00
ÏQ–
Ö5
äœ@opp01
Ï#ÃF
Ö5opp02
Ï0£,
Ö–¨opp03
Ï<Ü
Ö
Yøopp04
ÏG†Œ
Ö~ðopp05
ÏTfr
Ö£èopp06
Ï_Ø"
ÖÈàopp07
ÏkIÒ
ÖO€opp-table2operating-points-v20«opp00
ÏëÂ
Ö5opp01
ϳÜ@
Ö5opp02
Ïׄ
Ö–¨opp03
ÏÍe
Ö
Yøopp04
Ï#ÃF
ÖHopp05
Ï/¯
ÖÈàsdio-pwrseqmmc-pwrseq-simpleÑ@
ext_clockÒdefaultà·
õ#
0vcc12v-dcinregulator-fixed vcc12v_dcin¯·Ç·ô0¸vcc1v8-s0regulator-fixed
vcc1v8_s0¯w@Çw@ô0‹vcc5v0-sysregulator-fixed vcc5v0_sys¯LK@ÇLK@ô¸0€vcc3v3-sysregulator-fixed vcc3v3_sys¯2Z Ç2Z ô€0vcc3v3-pcie-regulatorregulator-fixedÒdefault๠vcc3v3_pcie¯2Z Ç2Z †0vcc5v0-host-regulatorregulator-fixedÒdefaultຠvcc5v0_host¯LK@ÇLK@ô€†0chosenserial2:1500000n8external-gmac-clockfixed-clockÇsY@×clkin_gmacê0leds
gpio-ledsÒdefault໼½¾¿Àuser_led1
red:user1ý
&heartbeatuser_led2
red:user2ý&mmc0user_led3
red:user3ý&mmc1user_led4
red:user4ý<�&nonewlan_active_led red:wlaný&phy0txLoffbt_active_led red:btý&hci0-powerLoff compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usportsinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsranges#dma-cellsclock-namesreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapphysphy-namesresetsreset-namesstatusnum-lanespinctrl-namespinctrl-0vpcie3v3-supplyep-gpiosinterrupt-controllerpower-domainsrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedclock-freq-min-maxcd-gpiosdisable-wpvqmmc-supplycard-detect-delayarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controlleraffinity#io-channel-cellsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosdmasdma-namescs-gpiospolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsfcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supplyregulator-off-in-suspendrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-on-in-suspendregulator-suspend-microvolt#pwm-cellsiommus#iommu-cells#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplyrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowrockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsreset-gpiosenable-active-highstdout-pathlabellinux,default-triggerpanic-indicatordefault-state