Ð
þ퇀8((X~ðpine64,rock64rockchip,rk3328+7Pine64 Rock64aliases=/serial@ff110000E/serial@ff120000M/serial@ff130000U/i2c@ff150000Z/i2c@ff160000_/i2c@ff170000d/i2c@ff180000i/ethernet@ff540000s/ethernet@ff550000cpus+cpu@0}cpuarm,cortex-a53‰”£x½psciËÜðûcpu@1}cpuarm,cortex-a53‰”£x½psciËÜðûcpu@2}cpuarm,cortex-a53‰”£x½psciËÜðûcpu@3}cpuarm,cortex-a53‰”£x½psciËÜðû l2-cache0cacheûopp_table0operating-points-v2ûopp-408000000Q–~ð#œ@4opp-600000000#ÃF~ð#œ@opp-8160000000£,B@#œ@opp-1008000000<ÜÈà#œ@opp-1200000000G†Œ±(#œ@opp-1296000000M?dÖ #œ@ambasimple-bus+@dmac@ff1f0000arm,pl330arm,primecell‰ÿ@G† Rapb_pclk^ûarm-pmuarm,cortex-a53-pmu0Gdefgi display-subsystemrockchip,display-subsystem|
psciarm,psci-1.0arm,psci-0.2Äsmctimerarm,armv8-timer0G
xin24mfixed-clock‚n6Ÿxin24mûAi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s‰ÿG)7Ri2s_clki2s_hclk²·txrxÁ Òdisabledi2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s‰ÿG*8Ri2s_clki2s_hclk²·txrxÁÒokayportûdendpointÙi2säìû@i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s‰ÿG+9Ri2s_clki2s_hclk²·txrxÁ Òdisabledspdif@ff030000rockchip,rk3328-spdif‰ÿG.:
Rmclkhclk²
·txüdefault
ÁÒokayportûeendpointìûfpdm@ff040000
rockchip,pdm‰ÿ=RRpdm_clkpdm_hclk²·rxüdefaultsleep
Òdisabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd‰ÿ+û6io-domains"rockchip,rk3328-io-voltage-domainÒokay,:HVdrgrf-gpiorockchip,rk3328-grf-gpiopower-controller!rockchip,rk3328-power-controller›+û8pd_hevc@6‰pd_video@5‰pd_vpu@8‰Freboot-modesyscon-reboot-mode¯È¶RBÃÂRBÃÐRBà àRBÃserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart‰ÿG7&ÒRbaudclkapb_pclk²·txrxüdefault
ìù Òdisabledserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart‰ÿG8'ÓRbaudclkapb_pclk²·txrxüdefault
!ìù Òdisabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart‰ÿG9(ÔRbaudclkapb_pclk²·txrxüdefault
"ìùÒokayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿG$+7Í Ri2cpclküdefault
# Òdisabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿG%+8Î Ri2cpclküdefault
$Òokaypmic@18rockchip,rk805‰%G‚Ÿxin32krk805-clkout2üdefault
&$2'>'J'V'bn'ûcregulatorsDCDC_REG1
zvdd_logic‰
ß4¡ ¹0ÔÎâregulator-state-memôB@DCDC_REG2zvdd_arm‰
ß4¡ ¹0ÔÎâûregulator-state-memô~ðDCDC_REG3zvcc_ddrÎâregulator-state-memôDCDC_REG4zvcc_io‰2Z ¡2Z Îâûregulator-state-memô2Z LDO_REG1zvcc_18‰w@¡w@Îâûregulator-state-memôw@LDO_REG2zvcc18_emmc‰w@¡w@Îâûregulator-state-memôw@LDO_REG3zvdd_10‰B@¡B@Îâregulator-state-memôB@i2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿG&+9Ï Ri2cpclküdefault
( Òdisabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿG'+:Ð Ri2cpclküdefault
) Òdisabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi‰ÿG1+ ÑRspiclkapb_pclk² ·txrxüdefault
*+,-Òokayspiflash@0jedec,spi-nor‰(úð€watchdog@ff1a0000snps,dw-wdt‰ÿG(ìpwm@ff1b0000rockchip,rk3328-pwm‰ÿ<�Ö Rpwmpclküdefault
.: Òdisabledpwm@ff1b0010rockchip,rk3328-pwm‰ÿ<�Ö Rpwmpclküdefault
/: Òdisabledpwm@ff1b0020rockchip,rk3328-pwm‰ÿ <�Ö Rpwmpclküdefault
0: Òdisabledpwm@ff1b0030rockchip,rk3328-pwm‰ÿ0G2<�Ö Rpwmpclküdefault
1: Òdisabledthermal-zonessoc-thermalE[èiè{2tripstrip-point0‹p—Єpassivetrip-point1‹L—Єpassiveû3soc-crit‹s—Ð „criticalcooling-mapsmap0¢30§ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ¶tsadc@ff250000rockchip,rk3328-tsadc‰ÿ%G:Ã$ÓÃP$ÕRtsadcapb_pclküinitdefaultsleep
45è4òB
ùtsadc-apb6† )Òokay?Vû2efuse@ff260000rockchip,rk3328-efuse‰ÿ&P+>Rpclk_efuseq id@7‰cpu-leakage@17‰logic-leakage@19‰cpu-version@1a‰…ûBadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc‰ÿ(GPŠ%êRsaradcapb_pclkòVùsaradc-apb Òdisabledgpu@ff300000"rockchip,rk3328-maliarm,mali-450‰ÿ0TGZW]XY[\"œgpgpmmupppp0ppmmu0pp1ppmmu1‡‡ Rbuscoreòfiommu@ff330200rockchip,iommu‰ÿ3G`
œh265e_mmu“ÝRaclkiface¬ Òdisablediommu@ff340800rockchip,iommu‰ÿ4@Gb œvepu_mmuFRaclkiface¬ Òdisabledvideo-codec@ff350000rockchip,rk3328-vpu‰ÿ5G œvdpuF
Raclkhclk¹7À8iommu@ff350800rockchip,iommu‰ÿ5@Gœvpu_mmuFRaclkiface¬À8û7iommu@ff360480rockchip,iommu ‰ÿ6€@ÿ6À@GJœrkvdec_mmu‹BRaclkiface¬ Òdisabledvop@ff370000rockchip,rk3328-vop‰ÿ7>üG ‘x;Raclk_vopdclk_vophclk_vopò…†‡
ùaxiahbdclk¹9Òokayport+û
endpoint@0‰ì:û?iommu@ff373f00rockchip,iommu‰ÿ7?G œvop_mmu‘;Raclkiface¬Òokayû9hdmi@ff3c0000rockchip,rk3328-dw-hdmi‰ÿ<�ìG#GçFRiahbisfrcecÎ;Óhdmiüdefault
<�=>6ÁÒokayportsportendpointì?û:codec@ff410000rockchip,rk3328-codec‰ÿAë*
Rpclkmclk6ÁÒokayport@0endpointì@ûphy@ff430000rockchip,rk3328-hdmi-phy‰ÿCGSäAyRsysclkrefoclkrefpclk Ÿhdmi_phy‚ÝBécpu-versionúÒokayû;clock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon‰ÿD6‚øÃx=&'(ˆ‰Ž…ƒŠŒABDC"\5ˆH؉4æ$zAAA|Ó©€n6n6n6äáÀäáÀõáõáõáõáúð€õáõáõáúð€úð€úð€úð€n6#ÃFLG†ŒðÑ€xhÀxhÀðÑ€xhÀxhÀ€ûsyscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd‰ÿE+usb2-phy@100rockchip,rk3328-usb2phy‰ARphyclkŸusb480m_phy‚Ã{CÒokayûCotg-portú$G;<�=œotg-bvalidotg-idlinestateÒokayûRhost-portúG>
œlinestateÒokayûSdwmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc‰ÿP@G =!JNRbiuciuciu-driveciu-sample),ðÑ€Òokay4>Paüdefault
DEFGlHdwmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc‰ÿQ@G
>"KORbiuciuciu-driveciu-sample),ðÑ€ Òdisableddwmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc‰ÿR@G ?#LPRbiuciuciu-driveciu-sample),ðÑ€Òokay4>x‡üdefault
IJKl•ethernet@ff540000rockchip,rk3328-gmac‰ÿTGœmacirq8dWXZY–ßMRstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macòc
ùstmmaceth6ÒokayÃdfLL¢input¯ºrgmiiüdefault
MÃÞNî'ÃP$"ethernet@ff550000rockchip,rk3328-gmac‰ÿU6Gœmacirq8TSSU•ÞVIRstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyòbdùstmmacethmac-phyºrmii+O Òdisabledmdiosnps,dwmac-mdio+phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22‰Vòdüdefault
PQ6ûOusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2‰ÿXGMRotgHhostPbq€€@ €ÎR Óusb2-phyÒokayusb@ff5c0000
generic-ehci‰ÿ\GNC
RusbhostutmiÎSÓusbÒokayusb@ff5d0000
generic-ohci‰ÿ]GNC
RusbhostutmiÎSÓusbÒokayinterrupt-controller@ff811000arm,gic-400Š›@‰ÿÿ ÿ@ ÿ` G ûpinctrlrockchip,rk3328-pinctrl6+@gpio0@ff210000rockchip,gpio-bank‰ÿ!G3È›Šû_gpio1@ff220000rockchip,gpio-bank‰ÿ"G4É›ŠûNgpio2@ff230000rockchip,gpio-bank‰ÿ#G5Ê›Šû%gpio3@ff240000rockchip,gpio-bank‰ÿ$G6Ë›Špcfg-pull-up°ûVpcfg-pull-down½û^pcfg-pull-noneÌûTpcfg-pull-none-2maÌÙû]pcfg-pull-up-2ma°Ùpcfg-pull-up-4ma°ÙûWpcfg-pull-none-4maÌÙûZpcfg-pull-down-4ma½Ùpcfg-pull-none-8maÌÙûXpcfg-pull-up-8ma°ÙûYpcfg-pull-none-12maÌÙû[pcfg-pull-up-12ma°Ùû\pcfg-output-highèpcfg-output-lowôpcfg-input-high°ÿûUpcfg-inputÿi2c0i2c0-xfer TTû#i2c1i2c1-xfer TTû$i2c2i2c2-xfer
TTû(i2c3i2c3-xfer TTû)i2c3-gpio TThdmi_i2chdmii2c-xfer TTû=pdm-0pdmm0-clkTûpdmm0-fsyncTpdmm0-sdi0Tûpdmm0-sdi1Tûpdmm0-sdi2Tûpdmm0-sdi3Tûpdmm0-clk-sleepUûpdmm0-sdi0-sleepUûpdmm0-sdi1-sleepUûpdmm0-sdi2-sleepUûpdmm0-sdi3-sleepUûpdmm0-fsync-sleepUtsadcotp-gpio
Tû4otp-out
Tû5uart0uart0-xfer VTûuart0-ctsTûuart0-rts
Tûuart0-rts-gpio
Tuart1uart1-xfer VTûuart1-ctsTû uart1-rtsTû!uart1-rts-gpioTuart2-0uart2m0-xfer VTuart2-1uart2m1-xfer VTû"spi0-0spi0m0-clkVspi0m0-cs0Vspi0m0-tx Vspi0m0-rx
Vspi0m0-cs1Vspi0-1spi0m1-clkVspi0m1-cs0Vspi0m1-txVspi0m1-rxVspi0m1-cs1Vspi0-2spi0m2-clkVû*spi0m2-cs0Vû-spi0m2-txVû+spi0m2-rxVû,i2s1i2s1-mclkTi2s1-sclkTi2s1-lrckrxTi2s1-lrcktxTi2s1-sdiTi2s1-sdoTi2s1-sdio1Ti2s1-sdio2Ti2s1-sdio3Ti2s1-sleepUUUUUUUUUi2s2-0i2s2m0-mclkTi2s2m0-sclkTi2s2m0-lrckrxTi2s2m0-lrcktxTi2s2m0-sdiTi2s2m0-sdoTi2s2m0-sleep`UUUUUUi2s2-1i2s2m1-mclkTi2s2m1-sclkTi2sm1-lrckrxTi2s2m1-lrcktxTi2s2m1-sdiTi2s2m1-sdoTi2s2m1-sleepPUUUUUspdif-0spdifm0-txTû
spdif-1spdifm1-txTspdif-2spdifm2-txTsdmmc0-0sdmmc0m0-pwrenWsdmmc0m0-gpioWsdmmc0-1sdmmc0m1-pwrenWsdmmc0m1-gpioWû`sdmmc0sdmmc0-clkXûDsdmmc0-cmdYûEsdmmc0-dectnWûFsdmmc0-wrprtWsdmmc0-bus1Ysdmmc0-bus4@YYYYûGsdmmc0-gpio€WWWWWWWWsdmmc0extsdmmc0ext-clkZsdmmc0ext-cmdWsdmmc0ext-wrprtWsdmmc0ext-dectnWsdmmc0ext-bus1Wsdmmc0ext-bus4@WWWWsdmmc0ext-gpio€WWWWWWWWsdmmc1sdmmc1-clkXsdmmc1-cmd
Ysdmmc1-pwrenYsdmmc1-wrprtYsdmmc1-dectnYsdmmc1-bus1Ysdmmc1-bus4@YYYYsdmmc1-gpioW
WWWWWWWWemmcemmc-clk[ûIemmc-cmd\ûJemmc-pwrenTemmc-rstnoutTemmc-bus1\emmc-bus4@\\\\emmc-bus8€\\\\\\\\ûKpwm0pwm0-pinTû.pwm1pwm1-pinTû/pwm2pwm2-pinTû0pwmirpwmir-pinTû1gmac-1rgmiim1-pins`X
ZZXZZZ
ZZX XZZXXXXZXXXXûMrmiim1-pins][]]]]
]][ [TTTTTTgmac2phyfephyled-speed100Tfephyled-speed10Tfephyled-duplexTfephyled-rxm0Tfephyled-txm0Tfephyled-linkm0Tfephyled-rxm1TûPfephyled-txm1Tfephyled-linkm1TûQtsadc_pintsadc-int
Ttsadc-gpio
Thdmi_pinhdmi-cecTû<�hdmi-hpd^û>cif-0dvp-d2d9-m0ÀTTTTT T
TTTTTTcif-1dvp-d2d9-m1ÀTTTTTTTTTTTTirir-intTûbpmicpmic-int-lVû&usb2usb20-host-drvTûachosenserial2:1500000n8external-gmac-clockfixed-clocksY@Ÿgmac_clkin‚ûLsdmmc-regulatorregulator-fixedé_üdefault
`zvcc_sd‰2Z ¡2Z &ûHvcc-host-5v-regulatorregulator-fixedé_üdefault
azvcc_host_5vÎâ&'vcc-host1-5v-regulatorregulator-fixedé_üdefault
a
zvcc_host1_5vÎâ&'vcc-sysregulator-fixedzvcc_sysÎâ‰LK@¡LK@û'ir-receivergpio-ir-receiver1%
büdefaultleds
gpio-ledspower1c7mmc0standby1c
7heartbeatsoundaudio-graph-cardMrockchip,rk3328Sdespdif-ditlinux,spdif-ditÁportendpointìfû compatibleinterrupt-parent#address-cells#size-cellsmodelserial0serial1serial2i2c0i2c1i2c2i2c3ethernet0ethernet1device_typeregclocks#cooling-cellsdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendrangesinterruptsclock-names#dma-cellsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesdmasdma-names#sound-dai-cellsstatusdai-formatmclk-fsremote-endpointpinctrl-namespinctrl-0pinctrl-1vccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplypmuio-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shiftrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltspi-max-frequency#pwm-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarityrockchip,efuse-sizebits#io-channel-cellsinterrupt-names#iommu-cellsiommuspower-domainsphysphy-namesnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplymmc-hs200-1_8vnon-removablevqmmc-supplyclock_in_outphy-supplyphy-modesnps,force_thresh_dma_modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphy-handlephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dma#interrupt-cellsinterrupt-controllerbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathvin-supplygpioslinux,default-triggerlabeldais