Ð
þí}c8xD(x renesas,condorrenesas,r8a77980'&Renesas Condor board based on r8a77980aliases,/soc/i2c@e65000001/soc/i2c@e65080006/soc/i2c@e6510000;/soc/i2c@e66d0000@/soc/i2c@e66d8000E/soc/i2c@e66e0000J/soc/serial@e6e60000R/soc/ethernet@e7400000canfixed-clock\iycpuscpu@0cpuarm,cortex-a53‘˜¦·psciycpu@1cpuarm,cortex-a53‘˜¦·psciycpu@2cpuarm,cortex-a53‘˜¦·psciycpu@3cpuarm,cortex-a53‘˜¦·psciycache-controllercache˜ÅÓyextalfixed-clock\iþP*y
extalrfixed-clock\i€ypcie_busfixed-clock\iõáy)pmu_a53arm,cortex-a53-pmu@ßTUVWópsciarm,psci-1.0arm,psci-0.2¾smcsciffixed-clock\iáysocsimple-buswatchdog@e6020000+renesas,r8a77980-wdtrenesas,rcar-gen3-wdtæ‘’˜ ’%okay,<�gpio@e6050000-renesas,gpio-r8a77980renesas,rcar-gen3-gpioæP8CO_ k|‘˜ gpio@e6051000-renesas,gpio-r8a77980renesas,rcar-gen3-gpioæP8CO_ k|‘˜ ygpio@e6052000-renesas,gpio-r8a77980renesas,rcar-gen3-gpioæ P8CO_ @k|‘Ž˜ Žgpio@e6053000-renesas,gpio-r8a77980renesas,rcar-gen3-gpioæ0P8CO_ `k|‘˜ gpio@e6054000-renesas,gpio-r8a77980renesas,rcar-gen3-gpioæ@P8CO_ €k|‘Œ˜ Œy$gpio@e6055000-renesas,gpio-r8a77980renesas,rcar-gen3-gpioæPP8 CO_ k|‘‹˜ ‹pin-controller@e6060000renesas,pfc-r8a77980æy canfd0‘canfd0_data_a˜canfd0ygetherB‘gether_mdio_agether_rgmiigether_txcrefclkgether_txcrefclk_mega˜gethery"i2c0‘i2c0˜i2c0ymmc‘mmc_data8mmc_ctrlmmc_ds˜mmc¡äy&mmc_uhs‘mmc_data8mmc_ctrlmmc_ds˜mmc¡y'scif0‘scif0_data˜scif0yscif_clk‘scif_clk_b ˜scif_clkytimer@e60f0000-renesas,r8a77980-cmt0renesas,rcar-gen3-cmt0æ8Ž‘/®fck˜ / %disabledtimer@e6130000-renesas,r8a77980-cmt1renesas,rcar-gen3-cmt1æ`8xyz{|}~‘.®fck˜ . %disabledtimer@e6140000-renesas,r8a77980-cmt1renesas,rcar-gen3-cmt1æ`8 ‘-®fck˜ - %disabledtimer@e6148000-renesas,r8a77980-cmt1renesas,rcar-gen3-cmt1æ€`8‘,®fck˜ , %disabledclock-controller@e6150000renesas,r8a77980-cpg-mssræ‘
®extalextalr\ºÎyreset-controller@e6160000renesas,r8a77980-rstæsystem-controller@e6180000renesas,r8a77980-syscæ@ºythermal@e6198000renesas,r8a77980-thermal æ€æ$8CDE‘
˜
Ûy9interrupt-controller@e61c0000&renesas,intc-ex-r8a77980renesas,irqck|æH8¡‘—˜ —timer@e61e0000!renesas,tmu-r8a77980renesas,tmuæ0$8ˆ‰Š‘}®fck˜ } %disabledtimer@e6fc0000!renesas,tmu-r8a77980renesas,tmuæü0$8€‚‘|®fck˜ | %disabledtimer@e6fd0000!renesas,tmu-r8a77980renesas,tmuæý0$8/01‘{®fck˜ { %disabledtimer@e6fe0000!renesas,tmu-r8a77980renesas,tmuæþ0$8ƒ„…‘z®fck˜ z %disabledtimer@ffc00000!renesas,tmu-r8a77980renesas,tmuÿÀ0$8tuv‘y®fck˜ y %disabledi2c@e6500000+renesas,i2c-r8a77980renesas,rcar-gen3-i2cæP@8‘£˜ £ ñ‘
‘
ötxrxtxrx%okay$defaulti€gpio@20
onnn,pca9654 OCgpio@21
onnn,pca9654!OChdmi@39
adi,adv7511w982>JVcr‚rgb—1x§·evenlyportsport@0endpointÏy<�port@1endpointÏy:i2c@e6508000+renesas,i2c-r8a77980renesas,rcar-gen3-i2cæP€@8 ‘¢˜ ¢ ñ“’
“
’ötxrxtxrx %disabledi2c@e6510000+renesas,i2c-r8a77980renesas,rcar-gen3-i2cæQ@8‘¡˜ ¡ ñ•”
•
”ötxrxtxrx %disabledi2c@e66d0000+renesas,i2c-r8a77980renesas,rcar-gen3-i2cæm@8"‘ ˜ %disabledi2c@e66d8000+renesas,i2c-r8a77980renesas,rcar-gen3-i2cæm€@8‘Ÿ˜ Ÿ %disabledi2c@e66e0000+renesas,i2c-r8a77980renesas,rcar-gen3-i2cæn@8‘—˜ — ñ›š
›
šötxrxtxrx %disabledserial@e6540000=renesas,hscif-r8a77980renesas,rcar-gen3-hscifrenesas,hscifæT`8š‘®fckbrg_intscif_clk ñ10
1
0ötxrxtxrx˜ %disabledserial@e6550000=renesas,hscif-r8a77980renesas,rcar-gen3-hscifrenesas,hscifæU`8›‘®fckbrg_intscif_clk ñ32
3
2ötxrxtxrx˜ %disabledserial@e6560000=renesas,hscif-r8a77980renesas,rcar-gen3-hscifrenesas,hscifæV`8‘®fckbrg_intscif_clk ñ54
5
4ötxrxtxrx˜ %disabledserial@e66a0000=renesas,hscif-r8a77980renesas,rcar-gen3-hscifrenesas,hscifæj`8‘‘®fckbrg_intscif_clk ñ76
7
6ötxrxtxrx˜ %disabledpcie-phy@e65d0000renesas,r8a77980-pcie-phyæ]€ß‘?˜ ?%okayy*can@e66c0000/renesas,r8a77980-canfdrenesas,rcar-gen3-canfdæl€8‘’ ®fckcanfdcan_clkê úbZ˜ ’%okay$defaultchannel0%okaychannel1 %disabledethernet@e68000005renesas,etheravb-r8a77980renesas,etheravb-rcar-gen3æ€,8'()*+,-./0123456789:;<�=>?sch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15ch16ch17ch18ch19ch20ch21ch22ch23ch24‘,˜ ,rgmii(! %disabledpwm@e6e30000&renesas,pwm-r8a77980renesas,pwm-rcaræã/‘˜ %disabledpwm@e6e31000&renesas,pwm-r8a77980renesas,pwm-rcaræã/‘˜ %disabledpwm@e6e32000&renesas,pwm-r8a77980renesas,pwm-rcaræã /‘˜ %disabledpwm@e6e33000&renesas,pwm-r8a77980renesas,pwm-rcaræã0/‘˜ %disabledpwm@e6e34000&renesas,pwm-r8a77980renesas,pwm-rcaræã@/‘˜ %disabledserial@e6e60000:renesas,scif-r8a77980renesas,rcar-gen3-scifrenesas,scifææ@8˜‘Ï®fckbrg_intscif_clk ñQP
Q
Pötxrxtxrx˜ Ï%okay$defaultserial@e6e68000:renesas,scif-r8a77980renesas,rcar-gen3-scifrenesas,scifææ€@8™‘ήfckbrg_intscif_clk ñSR
S
Rötxrxtxrx˜ Î %disabledserial@e6c50000:renesas,scif-r8a77980renesas,rcar-gen3-scifrenesas,scifæÅ@8‘Ì®fckbrg_intscif_clk ñWV
W
Vötxrxtxrx˜ Ì %disabledserial@e6c40000:renesas,scif-r8a77980renesas,rcar-gen3-scifrenesas,scifæÄ@8‘Ë®fckbrg_intscif_clk ñYX
Y
Xötxrxtxrx˜ Ë %disabledpwm@e6e80000!renesas,tpu-r8a77980renesas,tpuæèH8‡‘0˜ 0/ %disabledspi@e6e90000/renesas,msiof-r8a77980renesas,rcar-gen3-msiofæéd8œ‘Ó˜ Ó %disabledspi@e6ea0000/renesas,msiof-r8a77980renesas,rcar-gen3-msiofæêd8‘Ò˜ Ò %disabledspi@e6c00000/renesas,msiof-r8a77980renesas,rcar-gen3-msiofæÀd8ž‘ј Ñ %disabledspi@e6c10000/renesas,msiof-r8a77980renesas,rcar-gen3-msiofæÁd8Ÿ‘И Ð %disabledvideo@e6ef0000renesas,vin-r8a77980æï8¼‘+˜ +: %disabledportsport@1endpoint@2Ïy,video@e6ef1000renesas,vin-r8a77980æï8½‘*˜ %disabled:*portsport@1endpoint@2Ïy-video@e6ef2000renesas,vin-r8a77980æï 8¾‘)˜ ): %disabledportsport@1endpoint@2Ïy.video@e6ef3000renesas,vin-r8a77980æï08¿‘(˜ (: %disabledportsport@1endpoint@2Ïy/video@e6ef4000renesas,vin-r8a77980æï@8®‘'˜ ': %disabledportsport@1endpoint@2Ïy0video@e6ef5000renesas,vin-r8a77980æïP8¯‘&˜ &: %disabledportsport@1endpoint@2Ïy1video@e6ef6000renesas,vin-r8a77980æï`8°‘%˜ %: %disabledportsport@1endpoint@2Ï y2video@e6ef7000renesas,vin-r8a77980æïp8«‘$˜ $: %disabledportsport@1endpoint@2Ï!y3video@e6ef8000renesas,vin-r8a77980æï€8‘t˜ t: %disabledvideo@e6ef9000renesas,vin-r8a77980æï8
‘s˜ s: %disabledvideo@e6efa000renesas,vin-r8a77980æï 8!‘q˜ q:
%disabledvideo@e6efb000renesas,vin-r8a77980æï°8(‘j˜ j: %disabledvideo@e6efc000renesas,vin-r8a77980æïÀ8*‘d˜ d: %disabledvideo@e6efd000renesas,vin-r8a77980æïÐ8+‘`˜ `:
%disabledvideo@e6efe000renesas,vin-r8a77980æïà8-‘]˜ ]: %disabledvideo@e6eff000renesas,vin-r8a77980æïð8.‘\˜ \: %disableddma-controller@e7300000(renesas,dmac-r8a77980renesas,rcar-dmacç0Ì8ÜØÙÚÛ4567abcdefghLerrorch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15‘Ú®fck˜ ÚEP€(
ydma-controller@e7310000(renesas,dmac-r8a77980renesas,rcar-dmacç1Ì8389:;<�=>?ijklmnopLerrorch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15‘Ù®fck˜ ÙEP€(y
ethernet@e7400000renesas,gether-r8a77980ç@8‘-˜ -%okay"$default rgmii-id]#hethernet-phy@0~Ü$8y#mmu@e7740000renesas,ipmmu-r8a77980çtŠ%˜ ymmu@ff8b0000renesas,ipmmu-r8a77980ÿ‹Š%˜mmu@e67b0000renesas,ipmmu-r8a77980æ{8ÄŘ y%mmu@ffc80000renesas,ipmmu-r8a77980ÿÈŠ%
˜ mmu@fe990000renesas,ipmmu-r8a77980þ™Š%˜ mmu@febd0000renesas,ipmmu-r8a77980þ½Š%˜ mmu@e7b00000renesas,ipmmu-r8a77980ç°Š%˜ mmu@e7960000renesas,ipmmu-r8a77980ç–Š%˜ mmc@ee140000-renesas,sdhi-r8a77980renesas,rcar-gen3-sdhiî 8¥‘:˜ :ªëÂ%okay&¸'$defaultstate_uhsÂÎ(Ûêôinterrupt-controller@f1010000arm,gic-400k|@ññññ8 ‘˜®clk˜ ˜ypcie@fe000000-renesas,pcie-r8a77980renesas,pcie-rcar-gen3þÿpcipþþ þ 00B88B@@€$8”•–k *”‘?)®pciepcie_bus˜ ?8*=pcie%okayvsp@fea20000
renesas,vsp2þ¢P8©‘o˜ oG+y5fcp@fea27000
renesas,fcpvþ¢p‘[˜ [y+csi2@feaa0000renesas,r8a77980-csi2þª8ö‘̘ Ì %disabledportsport@1endpoint@0Ï,yendpoint@1Ï-yendpoint@2Ï.yendpoint@3Ï/ycsi2@feab0000renesas,r8a77980-csi2þ«8ñ‘˘ Ë %disabledportsport@1endpoint@0Ï0yendpoint@1Ï1yendpoint@2Ï2y endpoint@3Ï3y!display@feb00000(renesas,du-r8a77980renesas,du-r8a77970þ°8‘Ô4®du.0dclkin.0˜ ÔS5%okayportsport@0endpointport@1endpointÏ6y7lvds-encoder@feb90000renesas,r8a77980-lvdsþ¹‘ט ×%okayportsport@0endpointÏ7y6port@1endpointÏ8y;chipid@fff00044renesas,prrÿðDthermal-zonesthermal-sensor-1Xúnè|9tripssensor1-passiveŒs˜èˆpassivesensor1-criticalŒÔÀ˜è ˆcriticalthermal-sensor-2Xúnè|9tripssensor2-passiveŒs˜èˆpassivesensor2-criticalŒÔÀ˜è ˆcriticaltimerarm,armv8-timer@ß
chosen£serial0:115200n8regulator-2regulator-fixed¯D1.8V¾w@Öw@îyregulator-0regulator-fixed¯D3.3V¾2Z Ö2Z îyhdmi-outhdmi-connectorˆaportendpointÏ:ylvds-decoderthine,thc63lvd1024portsport@0endpointÏ;y8port@2endpointÏ<�ymemory@48000000memoryHxregulator-1regulator-fixed¯VDDQ_VIN01¾w@Öw@îy(x1-clockfixed-clock\iÙî y4 compatible#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3i2c4i2c5serial0ethernet0#clock-cellsclock-frequencyphandledevice_typeregclockspower-domainsnext-level-cacheenable-methodcache-unifiedcache-levelinterrupts-extendedinterrupt-affinityinterrupt-parentrangesresetsstatustimeout-secinterrupts#gpio-cellsgpio-controllergpio-ranges#interrupt-cellsinterrupt-controllergroupsfunctionpower-sourceclock-names#power-domain-cells#reset-cells#thermal-sensor-cellsdmasdma-namesi2c-scl-internal-delay-nspinctrl-0pinctrl-namesavdd-supplydvdd-supplypvdd-supplybgvdd-supplydvdd-3v-supplyadi,input-depthadi,input-colorspaceadi,input-clockadi,input-styleadi,input-justificationremote-endpoint#phy-cellsassigned-clocksassigned-clock-ratesinterrupt-namesphy-modeiommus#pwm-cellsrenesas,id#dma-cellsdma-channelsphy-handlerenesas,no-ether-linkrxc-skew-psrenesas,ipmmu-main#iommu-cellsmax-frequencypinctrl-1vmmc-supplyvqmmc-supplymmc-hs200-1_8vbus-widthnon-removablebus-rangedma-rangesinterrupt-map-maskinterrupt-mapphysphy-namesrenesas,fcpvspspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisstdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onvcc-supply