Ð
þí†o8Ä(«Œ rockchip,px30-evbrockchip,px30+7Rockchip PX30 EVBaliases=/ethernet@ff360000G/i2c@ff180000L/i2c@ff190000Q/i2c@ff1a0000V/i2c@ff1b0000[/serial@ff030000c/serial@ff158000k/serial@ff160000s/serial@ff168000{/serial@ff170000ƒ/serial@ff178000‹/spi@ff1d0000/spi@ff1d8000cpus+cpu@0•cpuarm,cortex-a35¡¥psci³ºÉÙZócpu@1•cpuarm,cortex-a35¡¥psci³ºÉÙZócpu@2•cpuarm,cortex-a35¡¥psci³ºÉÙZócpu@3•cpuarm,cortex-a35¡¥psci³ºÉÙZó idle-statespscicpu-sleeparm,idle-state-DxUúe„cluster-sleeparm,idle-state-DUôeÐcpu0-opp-tableoperating-points-v2vopp-408000000Q–ˆ~ð~ð™p–œ@§opp-600000000#ÃFˆ~ð~ð™p–œ@opp-8160000000£,ˆ™p–œ@opp-1008000000<܈íØíØ™p–œ@opp-1200000000G†ŒˆÖ Ö ™p–œ@opp-1296000000M?dˆ™p™p™p–œ@arm-pmuarm,cortex-a53-pmu0³defg¾ display-subsystemrockchip,display-subsystemÑ
×okayfirmwareopteelinaro,optee-tz¬smcexternal-gmac-clockfixed-clockÞúð€îgmac_clkinpsci
arm,psci-1.0¬smctimerarm,armv8-timer0³
xin24mfixed-clockÞn6îxin24mxin32kfixed-clockÞ€îxin32kpower-management@ff000000$rockchip,px30-pmusysconsimple-mfd¡ÿpower-controllerrockchip,px30-power-controller+Opd_usb@5¡³<�"
pd_sdcard@7¡³÷;"pd_gmac@9¡ ³²C@?"pd_mmc_nand@10¡
@³þÿ978:"pd_vpu@11¡³¯ôK"pd_vo@12¡X³·µ¶–—ýûüD56"pd_vi@13¡
(³³´ùú3"pd_gpu@14¡³I"syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd¡ÿ+^io-domains$rockchip,px30-pmu-io-voltage-domain×okayreboot-modesyscon-reboot-mode)0RBÃ@RBà NRBÃZRBÃfRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ³³ tbaudclkapb_pclk€!!…txrx™¦default´"#$ ×disabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s¡ÿ³
³ti2s_clki2s_hclk€!!…txrx¦default´%&'(¾×okayi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s¡ÿ³³ti2s_clki2s_hclk€!!…txrx¦default´)*+,¾ ×disabledinterrupt-controller@ff131000arm,gic-400Ïà@¡ÿÿ ÿ@ ÿ` ³ syscon@ff140000$rockchip,px30-grfsysconsimple-mfd¡ÿ+Nio-domains rockchip,px30-io-voltage-domain×okayserial@ff158000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€³³Itbaudclkapb_pclk€!!…txrx™¦default´-.×okayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ³³Jtbaudclkapb_pclk€!!…txrx™¦default´/×okayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€³³Ktbaudclkapb_pclk€!!…txrx™¦default´012 ×disabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ³³Ltbaudclkapb_pclk€!! …txrx™¦default´345 ×disabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€³³Mtbaudclkapb_pclk€!
!…txrx™¦default´678 ×disabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³N ti2cpclk³¦default´9+×okayi2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³O ti2cpclk³¦default´:+ ×disabledi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³P ti2cpclk³ ¦default´;+ ×disabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³ Q ti2cpclk³
¦default´<�+ ×disabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi¡ÿ³³$Utspiclkapb_pclk€!!
…txrx¦default´=>?@+ ×disabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi¡ÿ€³³%Vtspiclkapb_pclk€!!…txrx¦default´ABCDE+ ×disabledwatchdog@ff1e0000snps,dw-wdt¡ÿ³[³% ×disabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S tpwmpclk¦default´Fõ ×disabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S tpwmpclk¦default´Gõ×okaykpwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S tpwmpclk¦default´Hõ ×disabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ 0³"S tpwmpclk¦default´Iõ ×disabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €³#T tpwmpclk¦default´Jõ ×disabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €³#T tpwmpclk¦default´Kõ ×disabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ € ³#T tpwmpclk¦default´Lõ ×disabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €0³#T tpwmpclk¦default´Mõ ×disabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer¡ÿ!³³Y&tpclktimerambasimple-bus+dmac@ff240000arm,pl330arm,primecell¡ÿ$@³³» tapb_pclk!saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc¡ÿ(€³T³-Wtsaradcapb_pclk$¥+saradc-apb×okayjclock-controller@ff2b0000rockchip,px30-cru¡ÿ+7NDQaFÏqclock-controller@ff2bc000rockchip,px30-pmucru¡ÿ+À7NDPQ «°ðõ@I(aG†Œõጺ€#ÃFëÂëÂðÑ€ðÑ€õáë usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2¡ÿ0³>³totgvotg~Ÿ€€@ ®¸O×okayusb@ff340000
generic-ehci¡ÿ4³<�³tusbhost¸O×okayusb@ff350000
generic-ohci¡ÿ5³=³tusbhost¸O×okayethernet@ff360000rockchip,px30-gmac¡ÿ6³+Æmacirq@³>??@A²CL[tstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed7NÖrmii¦default´PQ¸O $^
+stmmaceth×okayßoutputìR÷S
ÃPÃPdwmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ7@³6 ³÷;CDtbiuciuciu-driveciu-sample2=ðÑ€¦default´TUVW¸O×okayKUgx Š—¤±dwmmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ8@³7 ³ÿ8EFtbiuciuciu-driveciu-sample2=ðÑ€¦default´XYZ¸O
×okayKg¿Õã[±dwmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ9@³5 ³9GHtbiuciuciu-driveciu-sample2=ðÑ€¸O
×okayKUîÕvop@ff460000rockchip,px30-vop-big¡ÿFü³M³µ–ûtaclk_vopdclk_vophclk_vop$345
+axiahbdclký\¸O7N×okayport+
iommu@ff460f00rockchip,iommu¡ÿF³M Ævopb_mmu³µû
taclkhclk¸O×okay\vop@ff470000rockchip,px30-vop-lit¡ÿGü³N³¶—ütaclk_vopdclk_vophclk_vop$789
+axiahbdclký]¸O7N×okayport+iommu@ff470f00rockchip,iommu¡ÿG³O Ævopl_mmu³¶ü
taclkhclk¸O×okay]qos@ff518000syscon¡ÿQ€ qos@ff520000syscon¡ÿR qos@ff52c000syscon¡ÿRÀ qos@ff538000syscon¡ÿS€ qos@ff538080syscon¡ÿS€€ qos@ff538100syscon¡ÿS qos@ff538180syscon¡ÿS€ qos@ff540000syscon¡ÿT qos@ff540080syscon¡ÿT€
qos@ff548000syscon¡ÿT€ qos@ff548080syscon¡ÿT€€ qos@ff548100syscon¡ÿT qos@ff548180syscon¡ÿT€ qos@ff548200syscon¡ÿT‚ qos@ff550000syscon¡ÿU qos@ff550080syscon¡ÿU€ qos@ff550100syscon¡ÿU qos@ff550180syscon¡ÿU€ qos@ff558000syscon¡ÿU€ qos@ff558080syscon¡ÿU€€ pinctrlrockchip,px30-pinctrl7N^+gpio0@ff040000rockchip,gpio-bank¡ÿ³³ .àÏmgpio1@ff250000rockchip,gpio-bank¡ÿ%³³\.àÏgpio2@ff260000rockchip,gpio-bank¡ÿ&³³].àÏSgpio3@ff270000rockchip,gpio-bank¡ÿ'³³^.àÏpcfg-pull-up:apcfg-pull-downGhpcfg-pull-noneV`pcfg-pull-none-2maVcpcfg-pull-up-2ma:cpcfg-pull-up-4ma:cbpcfg-pull-none-4maVcpcfg-pull-down-4maGcpcfg-pull-none-8maVcepcfg-pull-up-8ma:ccpcfg-pull-none-12maVcgpcfg-pull-up-12ma:cfpcfg-pull-none-smtVr_pcfg-output-high‡pcfg-output-low“ipcfg-input-high:ždpcfg-inputži2c0i2c0-xfer «_ _9i2c1i2c1-xfer «__:i2c2i2c2-xfer «__;i2c3i2c3-xfer «_
_<�tsadctsadc-otp-gpio«`tsadc-otp-out«`uart0uart0-xfer «
aa"uart0-cts«`#uart0-rts«
`$uart0-rts-gpio«
`uart1uart1-xfer «aa-uart1-cts«`.uart1-rts«`uart1-rts-gpio«`uart2-m0uart2m0-xfer «aa/uart2-m1uart2m1-xfer «aauart3-m0uart3m0-xfer «aauart3m0-cts«`uart3m0-rts«`uart3m0-rts-gpio«`uart3-m1uart3m1-xfer «aa0uart3m1-cts«`1uart3m1-rts«
`2uart3m1-rts-gpio«
`uart4uart4-xfer «aa3uart4-cts«`4uart4-rts«`5uart5uart5-xfer «aa6uart5-cts«`7uart5-rts«`8spi0spi0-clk«b=spi0-csn«b>spi0-miso«
b?spi0-mosi«b@spi0-clk-hs«cspi0-miso-hs«
cspi0-mosi-hs«cspi1spi1-clk«bAspi1-csn0« bBspi1-csn1«
bCspi1-miso«bDspi1-mosi«bEspi1-clk-hs«cspi1-miso-hs«cspi1-mosi-hs«cpdmpdm-clk0m0«`pdm-clk0m1«`pdm-clk1«`pdm-sdi0m0«`pdm-sdi0m1«`pdm-sdi1«`pdm-sdi2«`pdm-sdi3«`pdm-clk0m0-sleep«dpdm-clk0m1-sleep«dpdm-clk1-sleep«dpdm-sdi0m0-sleep«dpdm-sdi0m1-sleep«dpdm-sdi1-sleep«dpdm-sdi2-sleep«dpdm-sdi3-sleep«di2s0i2s0-8ch-mclk«`i2s0-8ch-sclktx«`i2s0-8ch-sclkrx«`i2s0-8ch-lrcktx«`i2s0-8ch-lrckrx«
`i2s0-8ch-sdo0«`i2s0-8ch-sdo1«`i2s0-8ch-sdo2«`i2s0-8ch-sdo3«`i2s0-8ch-sdi0«`i2s0-8ch-sdi1«`i2s0-8ch-sdi2« `i2s0-8ch-sdi3«`i2s1i2s1-2ch-mclk«`i2s1-2ch-sclk«`%i2s1-2ch-lrck«`&i2s1-2ch-sdi«`'i2s1-2ch-sdo«`(i2s2i2s2-2ch-mclk«`i2s2-2ch-sclk«`)i2s2-2ch-lrck«`*i2s2-2ch-sdi«`+i2s2-2ch-sdo«`,sdmmcsdmmc-clk«eTsdmmc-cmd«cUsdmmc-det«cVsdmmc-bus1«csdmmc-bus4@«ccccWsdmmc-gpio`«bbbbbbsdiosdio-clk«`Zsdio-cmd«aYsdio-bus4@«aaaaXsdio-gpio`«aaaaaaemmcemmc-clk« eemmc-cmd«
cemmc-pwren«`emmc-rstnout«`emmc-bus1«cemmc-bus4@«ccccemmc-bus8€«ccccccccflashflash-cs0«`flash-rdy« `flash-dqs«
`flash-ale«`flash-cle«`flash-wrn«
`flash-csl«`flash-rdn«`flash-bus8€«fffffffflcdclcdc-rgb-dclk-pin«glcdc-rgb-m0-hsync-pin«glcdc-rgb-m0-vsync-pin«glcdc-rgb-m0-den-pin«glcdc-rgb888-m0-data-pins€«eeeee
e eeee
eeeeeeeeeeeeeelcdc-rgb666-m0-data-pins «eeeee
e eeee
eeeeeeeelcdc-rgb565-m0-data-pins«eeeee
e eeee
eeeeeelcdc-rgb888-m1-data-pins«eee
e
eeeeeeeeeeeeelcdc-rgb666-m1-data-pins°«eee
e
eeeeeeelcdc-rgb565-m1-data-pins«eee
e
eeeeepwm0pwm0-pin«`Fpwm1pwm1-pin«`Gpwm2pwm2-pin«
`Hpwm3pwm3-pin«`Ipwm4pwm4-pin«`Jpwm5pwm5-pin«`Kpwm6pwm6-pin«`Lpwm7pwm7-pin«`Mgmacrmii-pins«ggg````` `Pmac-refclk-12ma«
gQmac-refclk«
`cif-m0cif-clkout-m0«`dvp-d2d9-m0À«````````` `
``dvp-d0d1-m0 «``d10-d11-m0 «``cif-m1cif-clkout-m1«`dvp-d2d9-m1À«```` ````````dvp-d0d1-m1 «``d10-d11-m1 «``ispisp-prelight«`headphonehp-det«hpmicpmic_int«asoc_slppin_gpio«isoc_slppin_slp«`soc_slppin_rst«`sdio-pwrseqwifi-enable-h«`lchosen¹serial2:1500000n8adc-keys adc-keysÅjÑbuttonsâw@üdesc-key
escý0home-key
homef …€menu-key
menu‹xvol-down-key
volume downr“àvol-up-key
volume upsBhbacklightpwm-backlight5ka¨sdio-pwrseqmmc-pwrseq-simple¦default´l:m[vcc-phy-regulatorregulator-fixedFvcc_phyUiRvccsysregulator-fixedFvcc5v0_sysUi{LK@“LK@ compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2phandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cells#power-domain-cellspm_qosoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0#sound-dai-cells#interrupt-cellsinterrupt-controller#pwm-cellsranges#dma-cells#io-channel-cellsresetsreset-namesrockchip,grf#reset-cellsassigned-clocksassigned-clock-ratesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmapower-domainsinterrupt-namesphy-modeclock_in_outphy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104keep-power-in-suspendnon-removablemmc-pwrseqmmc-hs200-1_8viommus#iommu-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltpwmsreset-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvolt