Ð
þí:4H6H(ì6 brcm,ns2-xmcbrcm,ns2+7Broadcom NS2 XMCcpus+cpu@0=cpuarm,cortex-a57IMpsci[lcpu@1=cpuarm,cortex-a57IMpsci[lcpu@2=cpuarm,cortex-a57IMpsci[lcpu@3=cpuarm,cortex-a57IMpsci[ll2-cache@0cachelpsci
arm,psci-1.0Tsmctimerarm,armv8-timer0t
ÿÿÿ
ÿpmuarm,armv8-pmuv30t¨©ª«pcie@20020000brcm,iproc-pcieI ’Ÿ°$ÃÑâÿ+=pciìƒ ó/HokayO Tpcie-phy^pcie@50020000brcm,iproc-pcieIP’Ÿ°$Ã1Ñâÿ+=pciìƒ0 ó0/ HdisabledO Tpcie-phy^pcie@60c00000brcm,iproc-pcie-paxcI`À’Ñâ+=pciìƒ`ÀHokay^socsimple-bus+ìÿÿÿÿoscillatorifixed-clockv}x@l
lcpll_ddr@6501d058ibrcm,ns2-lcpll-ddrIeÐX eÀ eÐL†
Xlcpll_ddrpcie_sata_usbddrddr_ch2_unusedddr_ch3_unusedddr_ch4_unusedddr_ch5_unusedlcpll_ports@6501d078ibrcm,ns2-lcpll-portsIeÐx eÀ eÐT†
Zlcpll_portswanrgmiiports_ch2_unusedports_ch3_unusedports_ch4_unusedports_ch5_unusedgenpll_scr@6501d098ibrcm,ns2-genpll-scrIeИ2eÀ eÐD†
Igenpll_scrscrfsaudio_refscr_ch3_unusedscr_ch4_unusedscr_ch5_unusedliprocmedifixed-factor-clock† ªliprocslowifixed-factor-clock† ªlgenpll_sw@6501d0c4ibrcm,ns2-genpll-swIeÐÄ2eÀ eÐD†
&genpll_swrpe250nicchimpportsdiolethernet@61000000brcm,ns2-amacIaa aµamac_baseidm_basenicpm_basetU’¿ÊrgmiiHokayiproc-pdc0@612c0000brcm,iproc-pdc-mboxIa,Et»Ó’ß òl
crypto@612d0000brcm,spum-cryptoIa-
iproc-pdc1@612e0000brcm,iproc-pdc-mboxIa.Et½Ó’ß òlcrypto@612f0000brcm,spum-cryptoIa/ iproc-pdc2@61300000brcm,iproc-pdc-mboxIa0Et¿Ó’ß òlcrypto@61310000brcm,spum-cryptoIa1 iproc-pdc3@61320000brcm,iproc-pdc-mboxIa2EtÁÓ’ß òlcrypto@61330000brcm,spum-cryptoIa3 dma@61360000arm,pl330arm,primecellIa6ltÐÑÒÓÔÕÖ×Ø
# † 1apb_pclkmmu@64000000arm,mmu-500Id=˜tåæçèéêëìíîïðñòóôõö÷øùúûüýþÿPpinctrl@6501d130brcm,ns2-pinmuxIeÑ0f
(f °@gpio@65024800brcm,iproc-gpioIeHPe@]dpinterrupt-controller@65210000arm,gic-400Ÿ€ Ie!e"e$ e&t +ìe.lv2m@0arm,gic-v2m-frame•I¤Hµlv2m@10000arm,gic-v2m-frame•I¤Xµv2m@20000arm,gic-v2m-frame•I¤hµv2m@30000arm,gic-v2m-frame•I¤xµv2m@40000arm,gic-v2m-frame•I¤ˆµv2m@50000arm,gic-v2m-frame•I¤˜µv2m@60000arm,gic-v2m-frame•I¤¨µv2m@70000arm,gic-v2m-frame•I¤¸µcci@65590000arm,cci-400+IeYìeYpmu@9000#arm,cci-400-pmu,r1arm,cci-400-pmuI@HtXYZ[\]phy@66000960Æbrcm,ns2-drd-phy If `$g(eÑHfM#µicfgrst-ctrlcrmu-ctrlusb2-strapÑÚ Hdisabledpwm@66010000brcm,iproc-pwmIf(†
å Hdisabledmdio-mux@66020000brcm,mdio-mux-iprocIfP+mdio@0I+pci-phy@0brcm,ns2-pcie-phyIÆHokaylmdio@7I+pci-phy@0brcm,ns2-pcie-phyIÆ Hdisabledl mdio@10I+eth-phy@10Iltimer@66030000arm,sp804arm,primecellIftŒ†1timer1timer2apb_pclktimer@66040000arm,sp804arm,primecellIft†1timer1timer2apb_pclktimer@66050000arm,sp804arm,primecellIftŽ†1timer1timer2apb_pclktimer@66060000arm,sp804arm,primecellIft†1timer1timer2apb_pclki2c@66080000brcm,iproc-i2cIf+tŠv† Hokaywatchdog@66090000arm,sp805arm,primecellIf t–†1wdogclkapb_pclkgpio@660a0000brcm,iproc-gpioIf
P] dp€tli2c@660b0000brcm,iproc-i2cIf+t‹v† Hokayserial@66100000snps,dw-apb-uartIft††ðú Hdisabledserial@66110000snps,dw-apb-uartIft‡†ðú Hdisabledserial@66120000snps,dw-apb-uartIftˆ†ðú Hdisabledserial@66130000snps,dw-apb-uartIft‰ðú†
Hokayspi@66180000arm,pl022arm,primecellIft”†1spiclkapb_pclk+ Hdisabledspi@66190000arm,pl022arm,primecellIft•†1spiclkapb_pclk+ Hdisabledhwrng@66220000brcm,iproc-rng200If"(sata_phy@663f0100brcm,iproc-ns2-sata-phyIf?f?L
µphyphy-ctrl+sata-phy@0IÆHokaylsata-phy@1IÆHokaylahci@663f2000brcm,iproc-ahcigeneric-ahciIf? ’µahcit¶+Hokaysata-port@0IO Tsata-physata-port@1IO Tsata-physdhci@66420000brcm,sdhci-iproc-cygnusIfBt¥’† Hdisabledsdhci@66430000brcm,sdhci-iproc-cygnusIfCt¦’† Hdisablednand@66460000#brcm,nand-iprocbrcm,brcmnand-v6.1IfFgTfF µnandiproc-idmiproc-extt¤+nandcs@0brcm,nandcsI"hw0BUd+partition@0~nbootI(„partition@280000~nenvI(„partition@2c0000~ndtbI,„partition@300000~nsystemI0Єpartition@4000000~nrootfsI@partition@a400000~ncustfsI
@5Àspi@66470200$brcm,spi-bcm-qspibrcm,spi-ns2-qspi IfG„fG$gtfG $µmspibspiintr_regsintr_status_regt£Žspi_l1_intr† 1iprocmedž+m25p80@0+m25p80¥¹¬ ·Ipartition@0~bl0Ipartition@80000~fipIpartition@1e0000~envIpartition@1f0000~dtbIpartition@200000~kernelI àpartition@1000000~rootfsIaliasesÏ/soc/serial@66130000chosen×serial0:115200n8$ãearlycon=uart8250,mmio32,0x66130000memory=memoryI€ compatibleinterrupt-parent#address-cells#size-cellsmodeldevice_typeregenable-methodnext-level-cachephandleinterruptsinterrupt-affinitydma-coherent#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainbus-rangerangesbrcm,pcie-obbrcm,pcie-ob-oarr-sizebrcm,pcie-ob-axi-offsetbrcm,pcie-ob-window-sizestatusphysphy-namesmsi-parent#clock-cellsclock-frequencyclocksclock-output-namesclock-divclock-multreg-namesphy-handlephy-mode#mbox-cellsbrcm,rx-status-lenbrcm,use-bcm-hdrmboxes#dma-cells#dma-channels#dma-requestsclock-names#global-interrupts#iommu-cellsngpios#gpio-cellsgpio-controllerinterrupt-controllermsi-controllerarm,msi-base-spiarm,msi-num-spis#phy-cellsid-gpiosvbus-gpios#pwm-cellsreg-shiftreg-io-widthbus-widthbrcm,nand-has-wpnand-ecc-modenand-ecc-strengthnand-ecc-step-sizenand-bus-widthbrcm,nand-oob-sector-sizelabelread-onlyinterrupt-namesnum-csspi-max-frequencym25p,default-addr-widthserial0stdout-pathbootargs