Ð þíXˆ8Rð(˜R¸%mediatek,mt7622-rfb1mediatek,mt7622 +7MediaTek MT7622 RFB1 boardopp-tableoperating-points-v2=Hopp-300000000PÉÀW~ðopp-437500000P¸`WB@opp-600000000P#ÃFWopp-812500000P0mÄ WÈàopp-1025000000P=B@WŒ0opp-1137500000PCÌß`WO€opp-1262500000PK@8 WÐopp-1350000000PPw]€Wý0cpus+cpu@0ecpuarm,cortex-a53qu |cpuintermediateˆœ«psci¹M|mÉÚæHcpu@1ecpuarm,cortex-a53qu |cpuintermediateˆœ«psci¹M|mÉÚæH dummy40m fixed-clock¹bZòHoscillator fixed-clockò¹}x@ÿclkxtalHpsci arm,psci-0.2²smcpmuarm,cortex-a53-pmu  reserved-memory+0secmon@43000000qC7thermal-zonescpu-thermal>èTèb tripscpu-passiver·˜~ÐlpassiveH cpu-activer¸~ÐlactiveH cpu-hotrSØ~ÐlhotH cpu-critr¡ø~Ð lcriticalcooling-mapsmap0‰ Žÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿmap1‰ Žÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿmap2‰ Žÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿtimerarm,armv8-timer 0   infracfg@10000000 mediatek,mt7622-infracfgsysconqòHpwrap@10001000mediatek,mt7622-pwrapqPªpwrap u |spiwrap´»pwrap £ÇokayÎdefaultÜregulatorsmediatek,mt6380-regulatorbuck-vcore1ævcore1õ 'À DV%j:NHbuck-vcoreævcoreõ 'À DV%j:Nbuck-vrfævrfõO€ X%:Nldo-vmævmõ \À%:NHldo-vaævaõ!‘À 2Z %:Nldo-vphyævphyõw@ w@%:Nldo-vddrævddrõëÀ €%:Nldo-vtævtõ!‘À 2Z %:Npericfg@10002000mediatek,mt7622-pericfgsysconq òHscpsys@10006000mediatek,mt7622-scpsyssyscon`q`0¥¦§¨tuM|hif_selHcir@10009000mediatek,mt7622-cirq ¯u8|clkbusÇokayÎdefaultÜinterrupt-controller@10200620.mediatek,mt7622-sysirqmediatek,mt6577-sysirq}’ q  Hefuse@10206000%mediatek,mt7622-efusemediatek,efuseq `+calib@198q˜ Hapmixedsys@10209000"mediatek,mt7622-apmixedsyssysconq òHtopckgen@10210000 mediatek,mt7622-topckgensysconq!òHrng@1020f000(mediatek,mt7622-rngmediatek,mt7623-rngq ðu|rngpinctrl@10211000mediatek,mt7622-pinctrl q!P ªbaseeint£³¿g} ™ ’Hemmc-pins-defaultH%muxËemmcemmc_rstÔemmcconf-cmd-dat,ÛNDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRBàíconf-clkÛNCLEúemmc-pins-uhsH&muxËemmcÔemmcconf-cmd-dat,ÛNDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRBà íconf-clkÛNCLE úeth-pinsH7muxËethÔmdc_mdiorgmii_via_gmac2i2c1-pinsHmuxËi2cÔi2c1_0i2c2-pinsHmuxËi2cÔi2c2_0i2s1-pinsmuxËi2s0Ôi2s_out_mclk_bclk_wsi2s1_in_datai2s1_out_dataconf*ÛI2S1_INI2S1_OUTI2S_BCLKI2S_WSI2S_MCLK úirrx-pinsHmuxËirÔir_1_rxirtx-pinsmuxËirÔir_1_txparallel-nand-pinsH!muxËflash Ôpar_nandpcie0-pinsH1muxËpcie-Ôpcie0_pad_perstpcie0_1_wakenpcie0_1_clkreqpcie1-pinsmuxËpcie-Ôpcie1_pad_perstpcie1_0_wakenpcie1_0_clkreqpmic-bus-pinsHmuxËpmic Ôpmic_buspwm1-2-pinsHmuxËpwm Ôpwm_ch7_2wled-pinsmuxËledÔwledsd0-pins-defaultH)muxËsdÔsd_0conf-cmd-data*ÛI2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUTà íconf-clk ÛI2S3_OUT úconf-cdÛTXD3ísd0-pins-uhsH*muxËsdÔsd_0conf-cmd-data*ÛI2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUTàíconf-clk ÛI2S3_OUTúserial-nand-pinsmuxËflashÔsnfispic0-pinsHmuxËspiÔspic0_0spic1-pinsH#muxËspiÔspic1_0spi-nor-pinsH"muxËflashÔspi_noruart0-pinsHmuxËuartÔuart0_0_tx_rxuart2-pinsHmuxËuartÔuart2_1_tx_rxwatchdog-pinsHmux Ëwatchdog Ôwatchdogwatchdog@10212000(mediatek,mt7622-wdtmediatek,mt6589-wdtq! ÎdefaultÜÇokayrtc@10212800%mediatek,mt7622-rtcmediatek,soc-rtcq!( u|rtcinterrupt-controller@10300000 arm,gic-400}’ @q124 6 Hcci@10390000 arm,cci-400+q909slave-if@1000arm,cci-400-ctrl-if ace-liteqslave-if@4000arm,cci-400-ctrl-ifaceq@slave-if@5000arm,cci-400-ctrl-ifaceqPHpmu@9000arm,cci-400-pmu,r1qP<�:;<�=>adc@11001000mediatek,mt7622-auxadcqu|main'Hserial@11002000*mediatek,mt7622-uartmediatek,mt6577-uartq  [u@  |baudbusÇokayÎdefaultÜserial@11003000*mediatek,mt7622-uartmediatek,mt6577-uartq0 \u@ |baudbus Çdisabledserial@11004000*mediatek,mt7622-uartmediatek,mt6577-uartq@ ]u@ |baudbusÇokayÎdefaultÜserial@11005000*mediatek,mt7622-uartmediatek,mt6577-uartqP ^u@ |baudbus Çdisabledpwm@11006000mediatek,mt7622-pwmq` M@u<� '|topmainpwm1pwm2pwm3pwm4pwm5pwm6ÇokayÎdefaultÜi2c@11007000mediatek,mt7622-i2c qp€ T9u  |maindma+ Çdisabledi2c@11008000mediatek,mt7622-i2c q€€€ U9u  |maindma+ÇokayÎdefaultÜi2c@11009000mediatek,mt7622-i2c q€ V9u  |maindma+ÇokayÎdefaultÜspi@1100a000mediatek,mt7622-spiq  vuA|parent-clksel-clkspi-clk+ÇokayÎdefaultÜthermal@1100b000Cmediatek,mt7622-thermalq° Nu |thermauxadc´»thermYi}‰calibration-dataH serial@1100c000'mediatek,mt7622-btifmediatek,mtk-btifqÀ Zu|mainš¤Çokaybluetoothmediatek,mt7622-bluetooth±u|refnfi@1100d000mediatek,mt7622-nfcqÐ `u|nfi_clkpad_clk¿ + ÇdisabledÎdefaultÜ!ecc@1100e000mediatek,mt7622-eccqà _u |nfiecc_clk ÇdisabledH spi@11014000(mediatek,mt7622-normediatek,mt8173-norq@àu?|spisf+ ÇdisabledÎdefaultÜ"flash@0jedec,spi-norqspi@11016000mediatek,mt7622-spiq` zuB|parent-clksel-clkspi-clk+ÇokayÎdefaultÜ#serial@11019000*mediatek,mt7622-uartmediatek,mt6577-uartq Yu@ |baudbus Çdisabledclock-controller@11220000mediatek,mt7622-audsyssysconq" òH$audio-controllermediatek,mt7622-audio‘ ÊafeasysuPQklYZ[\_`abghij$$ $ $ $$$$$$$'$($$.$$Õ|infra_sys_audio_clktop_audio_mux1_seltop_audio_mux2_seltop_audio_a1sys_hptop_audio_a2sys_hpi2s0_src_seli2s1_src_seli2s2_src_seli2s3_src_seli2s0_src_divi2s1_src_divi2s2_src_divi2s3_src_divi2s0_mclk_eni2s1_mclk_eni2s2_mclk_eni2s3_mclk_eni2so0_hop_cki2so1_hop_cki2so2_hop_cki2so3_hop_cki2si0_hop_cki2si1_hop_cki2si2_hop_cki2si3_hop_ckasrc0_out_ckasrc1_out_ckasrc2_out_ckasrc3_out_ckaudio_afe_pdaudio_afe_conn_pdaudio_a1sys_pdaudio_a2sys_pd ÚFGcdê12î±mmc@11230000mediatek,mt7622-mmcq# Ou C |sourcehclkÇokayÎdefaultstate_uhsÜ%& *úð€8JY'e(ÚDê.rmmc@11240000mediatek,mt7622-mmcq$ Pu 8 |sourcehclkÇokayÎdefaultstate_uhsÜ)* *úð€€‘ ˜QY'e'ÚEê.ssusbsys@1a000000 mediatek,mt7622-ssusbsyssysconqòH+usb@1a0c0000'mediatek,mt7622-xhcimediatek,mtk-xhci q  G ªmacippc è± u++++|sys_ckref_ckmcu_ckdma_ck¡,-.Çokay¦'´/usb-phy@1a0c4000/mediatek,mt7622-u3phymediatek,generic-tphy-v1q @+0Çokayusb-phy@1a0c4800q HÀu+|refH,usb-phy@1a0c4900q IÀu|refH-usb-phy@1a0c5000q PÀu+|refH.pciesys@1a100800mediatek,mt7622-pciesyssysconqòH0pcie@1a140000mediatek,mt7622-pcieepci0q0Pªsubsysport0port1+äå`u0 000000 0000 0d|sys_ck0sys_ck1ahb_ck0ahb_ck1aux_ck0aux_ck1axi_ck0axi_ck1obff_ck0obff_ck1pipe_ck0pipe_ck1±Ëÿ0‚ ÇokayÎdefaultÜ1pcie@0,0q+’0ÇokayÕ`è2222interrupt-controller}’H2pcie@1,0q+’0 ÇdisabledÕ`è3333interrupt-controller}’H3sata@1a200000'mediatek,mt7622-ahcimediatek,mtk-ahciq  éÊhostc(u0 0 000|ahbaxiasicrbcpm¡4 ösata-phy±´00 0  »axiswreg0Çokaysata-phy@1a243000mediatek,generic-tphy-v1+0Çokaysata-phy@1a243000q$0u7|refÀH4syscon@1b000000mediatek,mt7622-ethsyssysconqòH5dma-controller@1b007000mediatek,mt7622-hsdmaqp Ûu5|hsdma±$ethernet@1b100000/mediatek,mt7622-ethmediatek,mt2701-ethsysconq$ßàáXu;55556666/\|ethifeswgp0gp1gp2sgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii_cketh2pll±/5?6+ÇokayÎdefaultÜ7mac@1mediatek,eth-macqQ8mdio-bus+ethernet-phy@5qsgmiiH8sgmiisys@1b128000 mediatek,mt7622-sgmiisyssysconq€0òH6aliases\/serial@11002000chosendserial0:115200n80pearlycon=uart8250,mmio32,0x11002000 swiotlb=512gpio-keys gpio-keysydfactory‡factory ›wps‡wps ›fmemoryq@ regulator-1p8vregulator-fixed æfixed-1.8Võw@ w@:H(regulator-3p3vregulator-fixed æfixed-3.3Võ2Z  2Z N:H'regulator-5vregulator-fixed æfixed-5VõLK@ LK@N:H/ compatibleinterrupt-parent#address-cells#size-cellsmodelopp-sharedphandleopp-hzopp-microvoltdevice_typeregclocksclock-namesoperating-points-v2#cooling-cellsenable-methodclock-frequencycci-control-portproc-supplysram-supply#clock-cellsclock-output-namesinterruptsinterrupt-affinityrangesno-mappolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-device#reset-cellsreg-namesresetsreset-namesstatuspinctrl-namespinctrl-0regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-on#power-domain-cellsinfracfginterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-rangesfunctiongroupspinsinput-enablebias-pull-upbias-pull-downdrive-strengthinterface-type#io-channel-cellsclock-div#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesreg-shiftreg-io-widthpower-domainsecc-engineinterrupt-namesassigned-clocksassigned-clock-parentsassigned-clock-ratespinctrl-1bus-widthmax-frequencycap-mmc-highspeedmmc-hs200-1_8vvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedr_smplcd-gpiosphysvusb33-supplyvbus-supply#phy-cellsbus-rangeinterrupt-map-maskinterrupt-mapphy-namesports-implementedmediatek,phy-mode#dma-cellsmediatek,ethsysmediatek,sgmiisysphy-handleserial0stdout-pathbootargspoll-intervallabellinux,code