Ð
þí¯8T([*archermind,mt6797-x20-devmediatek,mt6797+7Mediatek X20 Development Boardpsci
arm,psci-0.2=smccpus+cpu@0Dcpuarm,cortex-a53Ppsci^cpu@1Dcpuarm,cortex-a53Ppsci^cpu@2Dcpuarm,cortex-a53Ppsci^cpu@3Dcpuarm,cortex-a53Ppsci^cpu@100Dcpuarm,cortex-a53Ppsci^cpu@101Dcpuarm,cortex-a53Ppsci^cpu@102Dcpuarm,cortex-a53Ppsci^cpu@103Dcpuarm,cortex-a53Ppsci^cpu@200Dcpuarm,cortex-a72Ppsci^cpu@201Dcpuarm,cortex-a72Ppsci^oscillator@0fixed-clockboŒº€clk26mtimerarm,armv8-timer0’
topckgen@10000000mediatek,mt6797-topckgen^binfracfg_ao@10001000 mediatek,mt6797-infracfgsyscon^bpinctrl@10005000mediatek,mt6797-pinctrlP^P $(,!¥gpioiocfgliocfgbiocfgriocfgt¯¿uart0pins0Ëêëuart1pins1Ëèéscpsys@10006000mediatek,mt6797-scpsysÒ^`æ
ímfgmmvdecùwatchdog@10007000(mediatek,mt6797-wdtmediatek,mt6589-wdt^papmixed@1000c000mediatek,mt6797-apmixedsys^Àbintpol-controller@10200620.mediatek,mt6797-sysirqmediatek,mt6577-sysirq ^" "serial@11002000*mediatek,mt6797-uartmediatek,mt6577-uart^ ’[æ. íbaudbus (disabledserial@11003000*mediatek,mt6797-uartmediatek,mt6577-uart^0’\æ. íbaudbus(okay/default=serial@11004000*mediatek,mt6797-uartmediatek,mt6577-uart^@’]æ. íbaudbus (disabledserial@11005000*mediatek,mt6797-uartmediatek,mt6577-uart^P’^æ. íbaudbus (disabledmmsys_config@14000000mediatek,mt6797-mmsyssyscon^bimgsys_config@15000000mediatek,mt6797-imgsyssyscon^bvdec_gcon@16000000mediatek,mt6797-vdecsyssyscon^bvenc_gcon@17000000mediatek,mt6797-vencsyssyscon^binterrupt-controller@19000000arm,gic-v3’ 0^ $ aliasesG/serial@11003000memory@40000000Dmemory^@€chosenOserial0:115200n8 compatibleinterrupt-parent#address-cells#size-cellsmodelmethoddevice_typeenable-methodreg#clock-cellsclock-frequencyclock-output-namesinterruptsphandlereg-namesgpio-controller#gpio-cellspinmux#power-domain-cellsclocksclock-namesinfracfginterrupt-controller#interrupt-cellsstatuspinctrl-namespinctrl-0serial0stdout-path