Ð
þí ^8„(ÚL$mediatek,mt6755-evbmediatek,mt6755+7MediaTek MT6755 EVBpsci
arm,psci-0.2=smccpus+cpu@0Dcpuarm,cortex-a53Ppsci^cpu@1Dcpuarm,cortex-a53Ppsci^cpu@2Dcpuarm,cortex-a53Ppsci^cpu@3Dcpuarm,cortex-a53Ppsci^cpu@100Dcpuarm,cortex-a53Ppsci^cpu@101Dcpuarm,cortex-a53Ppsci^cpu@102Dcpuarm,cortex-a53Ppsci^cpu@103Dcpuarm,cortex-a53Ppsci^dummy26mfixed-clockbŒº€rtimerarm,armv8-timer0‡
ÿÿÿ
ÿintpol-controller@10200620.mediatek,mt6755-sysirqmediatek,mt6577-sysirq’§^ interrupt-controller@10231000arm,gic-400§’@^## #@ #` serial@11002000*mediatek,mt6755-uartmediatek,mt6577-uart^ ‡[¸¿okayserial@11003000*mediatek,mt6755-uartmediatek,mt6577-uart^0‡\¸ ¿disabledaliasesÆ/serial@11002000memory@40000000Dmemory^@€chosenÎserial0:921600n8 compatibleinterrupt-parent#address-cells#size-cellsmodelmethoddevice_typeenable-methodregclock-frequency#clock-cellsphandleinterruptsinterrupt-controller#interrupt-cellsclocksstatusserial0stdout-path