Ð
þí…8{(
zÈ$,+8Qualcomm Technologies, Inc. MSM8998 v1 MTP>qcom,msm8998-mtpIchosenWserial0:115200n8memorycmemoryoreserved-memory,smemory@85800000o…€€zsmem-mem@86000000o† zmemory@86200000o† Ðzrmtfs>qcom,rmtfs-mem‰ Ž z›ªclocksxo-board>fixed-clock´Á$ø Ñxo_boardSsleep_clk>fixed-clock´Áücpus,cpu@0ccpu
>arm,armv8oäpsciòl2-cache>arm,arch-cachel1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@1ccpu
>arm,armv8oäpsciò l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@2ccpu
>arm,armv8oäpsciò
l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@3ccpu
>arm,armv8oäpsciòl1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@100ccpu
>arm,armv8oäpsciòl2-cache>arm,arch-cachel1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@101ccpu
>arm,armv8oäpsciò
l1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@102ccpu
>arm,armv8oäpsciòl1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu@103ccpu
>arm,armv8oäpsciòl1-icache>arm,arch-cachel1-dcache>arm,arch-cachecpu-mapcluster0core0core1 core2
core3cluster1core0core1
core2core3idle-states#pscicpu-sleep-0-0>arm,idle-state0little-retention@WQhVxÈcpu-sleep-0-1>arm,idle-state0little-power-collapse@@Whdxè‰cpu-sleep-1-0>arm,idle-state0big-retention@WOhRxÈcpu-sleep-1-1>arm,idle-state0big-power-collapse@@WPh
xè‰firmwarescm>qcom,scm-msm8998qcom,scmhwlock>qcom,tcsr-mutexš¡psci
>arm,psci-1.0ësmcrpm-glink>qcom,glink-rpm¯¨ºËrpm-requests>qcom,rpm-msm8998
Òrpm_requestsclock-controller>qcom,rpmcc-msm8998qcom,rpmcc´&power-controller>qcom,msm8998-rpmpdæúopp-table>operating-points-v2opp1opp2 opp30opp4@opp5€opp6Àopp7opp8@opp9€opp10pm8998-regulators>qcom,rpm-pm8998-regulators&4BP^lzˆ–¥´ÃÒäù*DRi€“¦¹Ès3Ý¡@õ¡@s4Ýw@õw@
s5Ý
€õ Às7Ý
» õ¯ l1Ý
m€õ
m€#l2ÝO€õO€$l3ÝB@õB@l5Ý5õ5l6Ý–€õ–€l7Ýw@õw@l8ÝO€õO€l9Ý–€õ-*€l10Ý–€õ-*€l11ÝB@õB@l12Ýw@õw@Ql13Ý–€õ-*€Ul14ݯÀõ¯Àl15Ýw@õw@l16Ý)B€õ)B€l17ÝåÀõåÀl18Ý)B€õ)B€l19Ý-æõ-æl20Ý-*€õ-*€
'l21Ý-*€õ-*€
&5Tl22Ý+³€õ+³€l23Ý2‰€õ2‰€l24Ý/€õ/€Rl25Ý/]õ2‰€l26ÝO€õO€
(l28Ý-æõ-ælvs1Ýw@õw@lvs2Ýw@õw@pmi8998-regulators>qcom,rpm-pmi8998-regulators<�bobÝ2‰€õ6î€smem
>qcom,smemKYsmp2p-lpass>qcom,smp2pa»¯žË
kzmaster-kernelŠmaster-kernelšslave-kernel
Šslave-kernel±Æsmp2p-mpss>qcom,smp2pa³¬¯ÃËkzmaster-kernelŠmaster-kernelšslave-kernel
Šslave-kernel±Æsmp2p-slpi>qcom,smp2paᮯ²Ëkzmaster-kernelŠmaster-kernelšslave-kernel
Šslave-kernel±Æthermal-zonescpu0-thermal×úíèûtripstrip-point@0$øÐjpassivecpu_crit°Ð jcriticalcpu1-thermal×úíèûtripstrip-point@0$øÐjpassivecpu_crit°Ð jcriticalcpu2-thermal×úíèûtripstrip-point@0$øÐjpassivecpu_crit°Ð jcriticalcpu3-thermal×úíèûtripstrip-point@0$øÐjpassivecpu_crit°Ð jcriticalcpu4-thermal×úíèûtripstrip-point@0$øÐjpassivecpu_crit°Ð jcriticalcpu5-thermal×úíèûtripstrip-point@0$øÐjpassivecpu_crit°Ð jcriticalcpu6-thermal×úíèû tripstrip-point@0$øÐjpassivecpu_crit°Ð jcriticalcpu7-thermal×úíèû
tripstrip-point@0$øÐjpassivecpu_crit°Ð jcriticalgpu-thermal-bottom×úíèûtripstrip-point@0_Ðjhotgpu-thermal-top×úíèû
tripstrip-point@0_Ðjhotclust0-mhm-thermal×úíèûtripstrip-point@0_Ðjhotclust1-mhm-thermal×úíèûtripstrip-point@0_Ðjhotcluster1-l2-thermal×úíèûtripstrip-point@0_Ðjhotmodem-thermal×úíèûtripstrip-point@0_Ðjhotmem-thermal×úíèûtripstrip-point@0_Ðjhotwlan-thermal×úíèûtripstrip-point@0_Ðjhotq6-dsp-thermal×úíèûtripstrip-point@0_Ðjhotcamera-thermal×úíèûtripstrip-point@0_Ðjhotmultimedia-thermal×úíèûtripstrip-point@0_Ðjhotpm8998×úíèûtripspm8998-alert0š(Ðjpassivepm8998-critèHÐ jcriticaltimer>arm,armv8-timer0¯soc,sÿÿÿÿ>simple-busclock-controller@100000>qcom,gcc-msm8998´"æo memory@778000>qcom,rpm-msg-ramow€pqfprom@780000>qcom,qfpromoxb,hstx-trim@423aoB:/Pthermal@10ab000!>qcom,msm8998-tsensqcom,tsens-v2o
°
4Bthermal@10ae000!>qcom,msm8998-tsensqcom,tsens-v2o
à
Ð4Biommu@1680000">qcom,msm8998-smmu-v2qcom,smmu-v2ohXeH¯lmnopq!pci@1c00000>qcom,pcie-msm8996 oÀ ¨xparfdbielbiconfigcpci‚“ÿ,§¬pciephy0s 00ÐƯ•¶msiÆ€Ù‡ˆŠ‹(ç ^ ] _ \ ["îpipebus_masterbus_slavecfgauxú !€"#phy@1c06000>qcom,msm8998-qmp-pcie-phyoÀ`Œ,sç ` \ ©îauxcfg_ahbref L N%phycommon1#A$lane@1c06800oÀb(ÀdüÀhQç ^îpipe0Ñpcie_0_pipe_clk_src´ufshc@1da4000,>qcom,msm8998-ufshcqcom,ufshcjedec,ufs-2.0oÚ@%¯ §%¬ufsphy\ú "nîcore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@ç m l s&P r p q@púð€ëÂ<4`ðÑ€ %rst~'‰(•¢q°³‹€Åq°)phy@1da7000>qcom,msm8998-qmp-ufs-phyoÚpŒ,sîrefref_auxç ¨ o%ufsphy)1#A$Ø(ìÈÈ9d2lanes@1da7400(oÚt(ÚvüÚ|ÜÚx(ÚzüQ%syscon@1f40000>sysconoôpinctrl@3400000>qcom,msm8998-pinctrlo@À¯ÐIY±ÆeQ"sdc2_clk_onVconfig zsdc2_clkŒsdc2_clk_offZconfig zsdc2_clkŒsdc2_cmd_onWconfig zsdc2_cmd›Œ
sdc2_cmd_off[config zsdc2_cmd›Œsdc2_data_onXconfig
zsdc2_data›Œ
sdc2_data_off\config
zsdc2_data›Œsdc2_cd_onYmuxzgpio95¨gpioconfigzgpio95›Œsdc2_cd_off]muxzgpio95¨gpioconfigzgpio95›Œstm@6002000 >arm,coresight-stmarm,primecello (xstm-basestm-data-base±okayç&& îapb_pclkatclkout-portsportendpoint¸*,funnel@6041000+>arm,coresight-dynamic-funnelarm,primecello±okayç&& îapb_pclkatclkout-portsportendpoint¸+0in-ports,port@7oendpoint¸,*funnel@6042000+>arm,coresight-dynamic-funnelarm,primecello ±okayç&& îapb_pclkatclkout-portsportendpoint¸-1in-ports,port@6oendpoint¸.Dfunnel@6045000+>arm,coresight-dynamic-funnelarm,primecelloP±okayç&& îapb_pclkatclkout-portsportendpoint¸/5in-ports,port@0oendpoint¸0+port@1oendpoint¸1-replicator@6046000/>arm,coresight-dynamic-replicatorarm,primecello`±okayç&& îapb_pclkatclkout-portsportendpoint¸26in-portsportendpoint¸34etf@6047000 >arm,coresight-tmcarm,primecellop±okayç&& îapb_pclkatclkout-portsportendpoint¸43in-portsportendpoint¸5/etr@6048000 >arm,coresight-tmcarm,primecello€±okayç&& îapb_pclkatclkÈin-portsportendpoint¸62etm@7840000">arm,coresight-etm4xarm,primecello„±okayç&& îapb_pclkatclkout-portsportendpoint¸7<�etm@7940000">arm,coresight-etm4xarm,primecello”±okayç&& îapb_pclkatclk out-portsportendpoint¸8=etm@7a40000">arm,coresight-etm4xarm,primecello¤±okayç&& îapb_pclkatclk
out-portsportendpoint¸9>etm@7b40000">arm,coresight-etm4xarm,primecello´±okayç&& îapb_pclkatclkout-portsportendpoint¸:?funnel@7b60000">arm,coresight-etm4xarm,primecello¶±okayç&& îapb_pclkatclkout-portsportendpoint¸;Ein-ports,port@0oendpoint¸<�7port@1oendpoint¸=8port@2oendpoint¸>9port@3oendpoint¸?:port@4oendpoint¸@Fport@5oendpoint¸AGport@6oendpoint¸BHport@7oendpoint¸CIfunnel@7b70000+>arm,coresight-dynamic-funnelarm,primecello·±okayç&& îapb_pclkatclkout-portsportendpoint¸D.in-portsportendpoint¸E;etm@7c40000">arm,coresight-etm4xarm,primecelloıokayç&& îapb_pclkatclkportendpoint¸F@etm@7d40000">arm,coresight-etm4xarm,primecelloÔ±okayç&& îapb_pclkatclk
portendpoint¸GAetm@7e40000">arm,coresight-etm4xarm,primecelloä±okayç&& îapb_pclkatclkportendpoint¸HBetm@7f40000">arm,coresight-etm4xarm,primecelloô±okayç&& îapb_pclkatclkportendpoint¸ICspmi@800f000>qcom,spmi-pmic-arb(oð@ @
@" 0xcorechnlsobsrvrintrcnfg¶periph_irq¯FÛã,±Æðpmic@0>qcom,pm8998qcom,spmi-pmico,pon@800>qcom,pm8998-ponoûpwrkey>qcom,pm8941-pwrkey¯= ›"ttemp-alarm@2400>qcom,spmi-temp-alarmo$¯$-J9thermalBcoincell@2800>qcom,pm8941-coincello( ±disabledadc@3100>qcom,spmi-adc-rev2o1¯1,JJadc-chan@6o \die_temprtc@6000>qcom,pm8941-rtco`a
xrtcalarm¯agpios@c000 >qcom,pm8998-gpioqcom,spmi-gpiooÀIbKY±ÆKpmic@1>qcom,pm8998qcom,spmi-pmico,pmic@2>qcom,pmi8998qcom,spmi-pmico,gpios@c000!>qcom,pmi8998-gpioqcom,spmi-gpiooÀIbLY±ÆLpmic@3>qcom,pmi8998qcom,spmi-pmico,pmic@4>qcom,pm8005qcom,spmi-pmico,gpios@c000 >qcom,pm8005-gpioqcom,spmi-gpiooÀIbMY±ÆMpmic@5>qcom,pm8005qcom,spmi-pmico,pm8005-regulators>qcom,pm8005-regulatorss1ÝþàõÈànôŠusb@a8f8800>qcom,msm8998-dwc3qcom,dwc3o
ˆ±okay,s(ç G t u v#îcfg_noccoreifacemock_utmisleepž u t®$ø'¯[ó¶hs_phy_irqss_phy_irqú dwc3@a800000
>snps,dwc3o
€Í¯ƒÃܧNO¬usb2-phyusb3-phyô hostphy@c010000>qcom,msm8998-qmp-usb3-phyoŒ±okay´,sç w y ¦îauxcfg_ahbref E F%phycommon1#A$lane@c010200(o((Qç xîpipe0Ñusb3_phy_pipe_clk_srcOphy@c012000>qcom,msm8998-qusb2-phyo ¨±okayQç y ªîcfg_ahbref j %PAQ 1RNsdhci@c0a4900>qcom,sdhci-msm-v4o
I
@xhc_memcore_mem¯}ݶhc_irqpwr_irqîifacecorexoç e fS F±okay P"_ YT eU rdefaultsleep €VWXY ŠZ[\]i2c@c175000>qcom,i2c-qup-v2.2.1oP¯_ç & %îcoreifaceÁ€ ±disabled,i2c@c176000>qcom,i2c-qup-v2.2.1o`¯`ç ( %îcoreifaceÁ€ ±disabled,i2c@c177000>qcom,i2c-qup-v2.2.1op¯aç * %îcoreifaceÁ€ ±disabled,i2c@c178000>qcom,i2c-qup-v2.2.1o€¯bç , %îcoreifaceÁ€ ±disabled,i2c@c179000>qcom,i2c-qup-v2.2.1o¯cç . %îcoreifaceÁ€ ±disabled,i2c@c17a000>qcom,i2c-qup-v2.2.1o ¯dç 0 %îcoreifaceÁ€ ±disabled,serial@c1b0000%>qcom,msm-uartdm-v1.4qcom,msm-uartdmo¯rç E 6îcoreiface±okayi2c@c1b5000>qcom,i2c-qup-v2.2.1oP¯eç 7 6îcoreifaceÁ€ ±disabled,i2c@c1b6000>qcom,i2c-qup-v2.2.1o`¯fç 9 6îcoreifaceÁ€ ±disabled,i2c@c1b7000>qcom,i2c-qup-v2.2.1op¯gç ; 6îcoreifaceÁ€ ±disabled,i2c@c1b8000>qcom,i2c-qup-v2.2.1o€¯hç = 6îcoreifaceÁ€ ±disabled,i2c@c1b9000>qcom,i2c-qup-v2.2.1o¯iç ? 6îcoreifaceÁ€ ±disabled,i2c@c1ba000>qcom,i2c-qup-v2.2.1o ¯jç A 6îcoreifaceÁ€ ±disabled,mailbox@17911000>qcom,msm8998-apcs-hmss-globalo‘ ”timer@17920000,s>arm,armv7-timer-memo’frame@17921000 ¯o’’ frame@17923000 ¯ o’0 ±disabledframe@17924000 ¯
o’@ ±disabledframe@17925000 ¯o’P ±disabledframe@17926000 ¯o’` ±disabledframe@17927000 ¯
o’p ±disabledframe@17928000 ¯o’€ ±disabledinterrupt-controller@17a00000>arm,gic-v3o °Æ,s± į aliases Ù/soc/serial@c1b0000vph-pwr-regulator>regulator-fixed ávph_pwrŠ ð interrupt-parentqcom,msm-id#address-cells#size-cellsmodelcompatibleqcom,board-idstdout-pathdevice_typeregrangesno-mapphandlesizealloc-rangesqcom,client-idqcom,vmid#clock-cellsclock-frequencyclock-output-namesenable-methodcpu-idle-statesnext-level-cachecache-levelcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopsyscon#hwlock-cellsinterruptsqcom,rpm-msg-rammboxesqcom,glink-channels#power-domain-cellsoperating-points-v2opp-levelvdd_s1-supplyvdd_s2-supplyvdd_s3-supplyvdd_s4-supplyvdd_s5-supplyvdd_s6-supplyvdd_s7-supplyvdd_s8-supplyvdd_s9-supplyvdd_s10-supplyvdd_s11-supplyvdd_s12-supplyvdd_s13-supplyvdd_l1_l27-supplyvdd_l2_l8_l17-supplyvdd_l3_l11-supplyvdd_l4_l5-supplyvdd_l6-supplyvdd_l7_l12_l14_l15-supplyvdd_l9-supplyvdd_l10_l23_l25-supplyvdd_l13_l19_l21-supplyvdd_l16_l28-supplyvdd_l18_l22-supplyvdd_l20_l24-supplyvdd_l26-supplyvdd_lvs1_lvs2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-system-loadvdd_bob-supplymemory-regionhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresis#reset-cellsbits#qcom,sensors#thermal-sensor-cells#iommu-cells#global-interruptsreg-nameslinux,pci-domainbus-rangenum-lanesphysphy-namesinterrupt-namesinterrupt-map-maskinterrupt-mapclocksclock-namespower-domainsiommu-mapperst-gpiosresetsreset-namesvdda-phy-supplyvdda-pll-supply#phy-cellslanes-per-directionfreq-table-hzvcc-supplyvccq-supplyvccq2-supplyvcc-max-microampvccq-max-microampvccq2-max-microampvddp-ref-clk-supplyvdda-phy-max-microampvdda-pll-max-microampvddp-ref-clk-max-microampvddp-ref-clk-always-ongpio-controller#gpio-cellsgpio-reserved-rangespinsbias-disabledrive-strengthbias-pull-upfunctionstatusremote-endpointarm,scatter-gatherqcom,eeqcom,channelcell-indexmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#io-channel-cellslabelgpio-rangesregulator-enable-ramp-delayregulator-always-onassigned-clocksassigned-clock-ratessnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirksnps,has-lpm-erratumsnps,hird-thresholddr_modenvmem-cellsvdda-phy-dpdm-supplybus-widthcd-gpiosvmmc-supplyvqmmc-supplypinctrl-namespinctrl-0pinctrl-1#mbox-cellsframe-number#redistributor-regionsredistributor-strideserial0regulator-nameregulator-boot-on