Ð þí%b8 ¨(º p LG Nexus 5Xlg,bullheadqcom,msm8992ûü.=I dW  chosendserial0:115200n8cpus.=cpu-mapcluster0core0pcpu@0tcpuarm,cortex-a53€„•l2-cachecache•timerarm,armv8-timer0©xo_board fixed-clock´Á$øsleep_clk fixed-clock´Á€vreg-vph-pwrregulator-fixedÑokayØvph-pwrç6î€ÿ6hwmutexqcom,sfpb-mutex +2•smem qcom,smem@N_soc.=gÿÿÿÿ simple-businterrupt-controller@f9000000qcom,msm-qgic2nƒ€ùù •syscon@f900d000syscon€ùÐ •timer@f9020000.=garm,armv7-timer-mem€ùframe@f9021000”© €ùù frame@f9023000” © €ù0 Ñdisabledframe@f9024000” © €ù@ Ñdisabledframe@f9025000” © €ùP Ñdisabledframe@f9026000” © €ù` Ñdisabledframe@f9027000” ©€ùp Ñdisabledframe@f9028000” ©€ù€ Ñdisabledrestart@fc4ab000 qcom,pshold€üJ°pinctrl@fd510000qcom,msm8994-pinctrl€ýQ@ ©Ð¡±nƒblsp1_uart2_default• pinmux ½blsp_uart2 Ægpio4gpio5pinconf Ægpio4gpio5ËÚblsp1_uart2_sleep• pinmux½gpio Ægpio4gpio5pinconf Ægpio4gpio5Ëçclk-on• pinconf Æsdc1_clkÚËclk-off•pinconf Æsdc1_clkÚËcmd-on• pinconf Æsdc1_cmdöËcmd-off•pinconf Æsdc1_cmdöËdata-on• pinconf Æsdc1_dataöËdata-off•pinconf Æsdc1_dataöËrclk-onç•rclk-offç•serial@f991e000%qcom,msm-uartdm-v1.4qcom,msm-uartdm€ù‘à ©lÑokay coreifaceH:defaultsleep$ . clock-controller@fc400000qcom,gcc-msm8994´8E€ü@ •mmc@f9824900qcom,sdhci-msm-v4€ù‚I ù‚@Yhc_memcore_mem©{Šchc_irqpwr_irqhv coreifacedefaultsleep$ .s}Ñokaymemory@fc428000qcom,rpm-msg-ram€üB€@•syscon@fd484000.=syscon€ýH@•memorytmemory€reserved-memory.=gsmem@6a00000€  Œ•ramoops@1ff00000ramoops€ð“ ¬¸smd qcom,smdrpm ©¨ ÂËÙèrpm-requestsqcom,rpm-msm8994 ørpm_requestspm8994-regulatorsqcom,rpm-pm8994-regulatorss1•s2s3•s4•s5•s6s7l1l2l3l4l6l8l9l10l11l12•l13l14•l15l16l17l18l19l20l21l22l23l24l25l26l27l28•l29l30l31l32lvs1lvs2rpm_requestspm8994-regulators ,=Qau‰ ¸ÊÜîýs1ç 5ÿ 5s2s3çÖ ÿÖ s4çw@ÿw@!õˆs5ç Îpÿ Îps7çB@ÿB@l1çB@ÿB@l2çÐÿÐl3çO€ÿO€l4ç±(ÿ±(l5l6çw@ÿw@l7l8çw@ÿw@l9çw@ÿw@l10çw@ÿw@7w@l11çO€ÿO€7O€l12çw@ÿw@7w@IVq'Ñokayl13çw@ÿ-p7-pÑokayl14çO€ÿO€7O€IVq'Ñokayl15çw@ÿw@7w@Ñokayl16ç)2àÿ)2à7)2àÑokayl17ç)2àÿ)2à7)2àÑokayl18ç-ÆÀÿ-ÆÀ7-ÆÀl19çw@ÿw@7w@Ñokayl20ç-pÿ-p !²l21çw@ÿw@7w@l22ç/M`ÿ/M`7/M`l23ç*¹€ÿ*¹€7*¹€l24ç.ë¸ÿ0°7.ë¸l25çw@ÿw@7w@l26l27çÿ7l28çB@ÿB@7B@IVq'l29l30l31çC¤ÿC¤7C¤l32aliases²/soc/serial@f991e000 modelcompatibleqcom,msm-idinterrupt-parent#address-cells#size-cellsqcom,board-idqcom,pmic-idstdout-pathcpudevice_typeregnext-level-cachephandlecache-levelinterrupts#clock-cellsclock-frequencystatusregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onsyscon#hwlock-cellsmemory-regionqcom,rpm-msg-ramhwlocksrangesinterrupt-controller#interrupt-cellsframe-numbergpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downbias-pull-upclock-namesclockspinctrl-namespinctrl-0pinctrl-1#reset-cells#power-domain-cellsreg-namesinterrupt-namesbus-widthmmc-hs400-1_8vno-mapconsole-sizerecord-sizeftrace-sizepmsg-sizeqcom,ipcqcom,smd-edgeqcom,local-pidqcom,remote-pidqcom,smd-channelsvdd_l1-supplyvdd_l2_26_28-supplyvdd_l3_11-supplyvdd_l4_27_31-supplyvdd_l5_7-supplyvdd_l6_12_32-supplyvdd_l8_16_30-supplyvdd_l9_10_18_22-supplyvdd_l13_19_23_24-supplyvdd_l14_15-supplyvdd_l17_29-supplyvdd_l20_21-supplyvdd_l25-supplyvdd_lvs1_2regulator-allow-set-loadregulator-system-loadqcom,init-voltageproxy-supplyqcom,proxy-consumer-enableqcom,proxy-consumer-currentqcom,init-ldo-moderegulator-boot-onserial0