Ð
þí!â8L(–)Qualcomm Technologies, Inc. IPQ8074-HK01qcom,ipq8074-hk01qcom,ipq8074 ,soc =ÿÿÿÿsimple-buspinctrl@1000000qcom,ipq8074-pinctrlD0HÐSco„•serial4-pinmuxgpio23gpio24¢blsp4_uart1«º•i2c-0-pinmuxgpio42gpio43
¢blsp1_i2c«º•spi-0-pinsgpio38gpio39gpio40gpio41
¢blsp0_spi«º•hsuart-pinsgpio46gpio47gpio48gpio49¢blsp2_uart«º•qpic-pinsbgpio1gpio3gpio4gpio5gpio6gpio7gpio8gpio10gpio11gpio12gpio13gpio14gpio15gpio16gpio17¢qpic«º• interrupt-controller@b000000qcom,msm-qgic2o„D •timerarm,armv8-timer0Htimer@b120000 =arm,armv7-timer-memDÇ$øframe@b120000×HD frame@b123000×H D0 ädisabledframe@b124000×H
D@ ädisabledframe@b125000×HDP ädisabledframe@b126000×HD` ädisabledframe@b127000×H
Dp ädisabledframe@b128000×HD€ ädisabledgcc@1800000qcom,gcc-ipq8074D€ëø•serial@78b3000%qcom,msm-uartdm-v1.4qcom,msm-uartdmD‹0H4&coreiface"defaultäokdma@7884000qcom,bam-v1.7.0Dˆ@°Hîbam_clk0;•serial@78af000%qcom,msm-uartdm-v1.4qcom,msm-uartdmDŠðHk"coreiface ädisabledserial@78b1000%qcom,msm-uartdm-v1.4qcom,msm-uartdmD‹H2$coreifaceCHtxrx"defaultäokspi@78b5000qcom,spi-qup-v2.2.1 D‹PH_Rúð€coreifaceC
Htxrx"defaultäokm25p80@0 jedec,spi-norDRúð€i2c@78b6000qcom,i2c-qup-v2.2.1 D‹`H`ifacecoreÇ€CHrxtx"defaultäoki2c@78b7000qcom,i2c-qup-v2.2.1 D‹pHaifacecoredž CHrxtx ädisableddma@7984000qcom,bam-v1.7.0D˜@ H’)bam_clk0;äok•nand@79b0000qcom,ipq8074-nandD› *) coreaonC
Htxrxcmd "defaultäoknand@0Ddv‰phy@86000qcom,ipq8074-qmp-pcie-phyD`˜s pipe_clk£pcie20_phy0_pipe_clk¶NO½phycommonäok•
pci@20000000qcom,pcie-ipq8074 D ¨ ÉdbielbiparfconfigÓpcißðÿú
pciephy0= ‚ 0 0ÐH4msi„#€6KNOS(tqropifaceaxi_maxi_sahbaux8¶uvwxyz{/½pipesleepstickyaxi_maxi_sahbaxi_m_stickyäokD:phy@8e000qcom,ipq8074-qmp-pcie-phyDà˜y pipe_clk£pcie20_phy1_pipe_clk¶RS½phycommonäok•pci@10000000qcom,pcie-ipq8074 D ¨€ ÉdbielbiparfconfigÓpcißðÿú pciephy0= ‚00ÐHUmsi„#€6Ž‘(zwxuvifaceaxi_maxi_sahbaux8¶|}~€‚/½pipesleepstickyaxi_maxi_sahbaxi_m_stickyäokD=cpus cpu@0Ócpuarm,cortex-a53DO
`pscicpu@1Ócpuarm,cortex-a53`psciDO
cpu@2Ócpuarm,cortex-a53`psciDO
cpu@3Ócpuarm,cortex-a53`psciDO
l2-cachecachen•
psci
arm,psci-1.0gsmcpmuarm,armv8-pmuv3Hclockssleep_clkfixed-clockÇ}ëxofixed-clockÇ$øëaliasesz/soc/serial@78b3000‚/soc/serial@78b1000chosenŠserial0memoryÓmemoryD@ modelcompatible#address-cells#size-cellsinterrupt-parentrangesreginterruptsgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsphandlepinsfunctiondrive-strengthbias-disableclock-frequencyframe-numberstatus#clock-cells#reset-cellsclocksclock-namespinctrl-0pinctrl-names#dma-cellsqcom,eedmasdma-namesspi-max-frequencynand-ecc-strengthnand-ecc-step-sizenand-bus-width#phy-cellsclock-output-namesresetsreset-namesreg-namesdevice_typelinux,pci-domainbus-rangenum-lanesphysphy-namesinterrupt-namesinterrupt-map-maskinterrupt-mapperst-gpionext-level-cacheenable-methodcache-levelserial0serial1stdout-path