Ð
þíM´8H($HXfsl,imx8mn-ddr4-evkfsl,imx8mn+7NXP i.MX8MNano DDR4 EVK boardaliases&=/soc@0/bus@30800000/ethernet@30be0000"G/soc@0/bus@30000000/gpio@30200000"M/soc@0/bus@30000000/gpio@30210000"S/soc@0/bus@30000000/gpio@30220000"Y/soc@0/bus@30000000/gpio@30230000"_/soc@0/bus@30000000/gpio@30240000!e/soc@0/bus@30800000/i2c@30a20000!j/soc@0/bus@30800000/i2c@30a30000!o/soc@0/bus@30800000/i2c@30a40000!t/soc@0/bus@30800000/i2c@30a50000!y/soc@0/bus@30800000/mmc@30b40000!~/soc@0/bus@30800000/mmc@30b50000!ƒ/soc@0/bus@30800000/mmc@30b60000$ˆ/soc@0/bus@30800000/serial@30860000$/soc@0/bus@30800000/serial@30890000$˜/soc@0/bus@30800000/serial@30880000$ /soc@0/bus@30800000/serial@30a60000!¨/soc@0/bus@30800000/spi@30820000!/soc@0/bus@30800000/spi@30830000!²/soc@0/bus@30800000/spi@30840000cpus+cpu@0·cpuarm,cortex-a53ÃÇîlÕ¿Üpsciêûspeed_grade,cpu@1·cpuarm,cortex-a53ÃÇîlÕ¿Üpsciêûcpu@2·cpuarm,cortex-a53ÃÇîlÕ¿Üpsciêûcpu@3·cpuarm,cortex-a53ÃÇîlÕ¿Üpsciêûl2-cache0cache7opp-tableoperating-points-v2?7opp-1200000000JG†ŒQøP_pIðopp-1400000000JSrNQ~ð_pIðopp-1500000000JYh/QB@_pIðmemory@40000000·memoryÃ@€clock-osc-32kfixed-clockš€ªosc_32k7
clock-osc-24mfixed-clockšn6ªosc_24m7clock-ext1fixed-clockšík@ ªclk_ext17clock-ext2fixed-clockšík@ ªclk_ext27
clock-ext3fixed-clockšík@ ªclk_ext37clock-ext4fixed-clockšík@ ªclk_ext47psci
arm,psci-1.0ãsmctimerarm,armv8-timer0½
???
?šzÈsoc@0simple-bus+ß>bus@30000000fsl,aips-bussimple-busÃ0@+ßgpio@30200000fsl,imx8mn-gpiofsl,imx35-gpioÃ0 ½@AÕŒæö(
7gpio@30210000fsl,imx8mn-gpiofsl,imx35-gpioÃ0!½BCÕæö((7%gpio@30220000fsl,imx8mn-gpiofsl,imx35-gpioÃ0"½DEÕŽæö(=gpio@30230000fsl,imx8mn-gpiofsl,imx35-gpioÃ0#½FGÕæö(lgpio@30240000fsl,imx8mn-gpiofsl,imx35-gpioÃ0$½HIÕæö(wwatchdog@30280000fsl,imx8mn-wdtfsl,imx21-wdtÃ0(½NÕ°4okay;defaultISwatchdog@30290000fsl,imx8mn-wdtfsl,imx21-wdtÃ0)½OÕ± 4disabledwatchdog@302a0000fsl,imx8mn-wdtfsl,imx21-wdtÃ0*½
Õ² 4disableddma-controller@302b0000 fsl,imx8mn-sdmafsl,imx8mq-sdmaÃ0+½"Õ½½hipgahbtimx/sdma/sdma-imx7d.bindma-controller@302c0000 fsl,imx8mn-sdmafsl,imx8mq-sdmaÃ0,½gÕ¨¨hipgahbtimx/sdma/sdma-imx7d.binpinctrl@30330000fsl,imx8mn-iomuxcÃ03;default7fec1grph˜hÐlÔÀpØtÜxà|䜑˜‘”üT‘ø|‘„ìŒô‘ˆðt‘€è´7i2c1grp0˜|\@Àl@Ã7pmicirq˜4œA7regusdhc2vmmc˜ìTA7$uart2grp0˜<�¤ü@@¨@7usdhc2grpgpio˜dÌÄ7usdhc2grp¨˜Ô<�Ø@ÐÜDÐàHÐäLÐèPÐ8 Ð7usdhc2grp100mhz¨˜Ô<�”Ø@ÔÜDÔàHÔäLÔèPÔ8 Ð7usdhc2grp200mhz¨˜Ô<�–Ø@ÖÜDÖàHÖäLÖèPÖ8 Ð7usdhc3grp˜8 @<�¤ÜЄ´Ð ˆ°Ð$ŒäÐ(àÐ0˜XÐhPÐl„ÐpLÐüdœ7usdhc3grp100mhz˜8 @”<�¤ÜÔ„´Ô ˆ°Ô$ŒäÔ(àÔ0˜XÔhPÔl„ÔpLÔüdœ”7usdhc3grp200mhz˜8 @–<�¤ÜÖ„´Ö ˆ°Ö$ŒäÖ(àÖ0˜XÖhPÖl„ÖpLÖüdœ–7wdoggrp˜0˜Æ7iomuxc-gpr@30340000fsl,imx8mn-iomuxc-gprsysconÃ04ocotp-ctrl@30350000(fsl,imx8mn-ocotpfsl,imx7d-ocotpsysconÃ05Õ–+speed-grade@10Ã7anatop@303600006fsl,imx8mn-anatopfsl,imx8mm-anatopsysconsimple-busÃ06snvs@30370000#fsl,sec-v4.0-monsysconsimple-mfdÃ077 snvs-rtc-lpfsl,sec-v4.0-mon-rtc-lp¡ ¨4½ hsnvs-rtcsnvs-powerkeyfsl,sec-v4.0-pwrkey¡ ½¯t½4okayclock-controller@30380000fsl,imx8mn-ccmÃ08Õ
4hosc_32kosc_24mclk_ext1clk_ext2clk_ext3clk_ext47reset-controller@30390000fsl,imx8mn-srcsysconÃ09½YËbus@30400000fsl,aips-bussimple-busÃ0@@+ßpwm@30660000fsl,imx8mn-pwmfsl,imx27-pwmÃ0f½QÕ——hipgperØ 4disabledpwm@30670000fsl,imx8mn-pwmfsl,imx27-pwmÃ0g½RÕ˜˜hipgperØ 4disabledpwm@30680000fsl,imx8mn-pwmfsl,imx27-pwmÃ0h½SÕ™™hipgperØ 4disabledpwm@30690000fsl,imx8mn-pwmfsl,imx27-pwmÃ0i½TÕššhipgperØ 4disabledbus@30800000fsl,aips-bussimple-busÃ0€@+ßspi@30820000!fsl,imx8mn-ecspifsl,imx51-ecspi+Ã0‚½Õˆˆhipgper ãèrxtx 4disabledspi@30830000!fsl,imx8mn-ecspifsl,imx51-ecspi+Ã0ƒ½ Õ‰‰hipgper ãèrxtx 4disabledspi@30840000!fsl,imx8mn-ecspifsl,imx51-ecspi+Ã0„½!ÕŠŠhipgper ãèrxtx 4disabledserial@30860000fsl,imx8mn-uartfsl,imx6q-uartÃ0†½Õ©©hipgper ãèrxtx 4disabledserial@30880000fsl,imx8mn-uartfsl,imx6q-uartÃ0ˆ½Õ««hipgper ãèrxtx 4disabledserial@30890000fsl,imx8mn-uartfsl,imx6q-uartÃ0‰½Õªªhipgper4okay;defaultIi2c@30a20000fsl,imx8mn-i2cfsl,imx21-i2c+Ã0¢½#Õ‘4okayš€;defaultIpmic@4b
rohm,bd71847ÃKI½òregulatorsBUCK1
BUCK1
®`1Ö I[oâBUCK2
BUCK2
®`1Ö I[oâ7BUCK3
BUCK3
®`1™pBUCK4
BUCK4-ÆÀ12Z I[BUCK5
BUCK5}ˆ1pøI[BUCK6
BUCK651\ÀI[LDO1
LDO1-ÆÀ12Z I[LDO2
LDO2
» 1
» I[LDO3
LDO3w@12Z I[LDO4
LDO4
» 1w@I[LDO6
LDO6
» 1w@I[i2c@30a30000fsl,imx8mn-i2cfsl,imx21-i2c+Ã0£½$Õ’ 4disabledi2c@30a40000+fsl,imx8mn-i2cfsl,imx21-i2cÃ0¤½%Õ“ 4disabledi2c@30a50000fsl,imx8mn-i2cfsl,imx21-i2c+Ã0¥½&Õ” 4disabledserial@30a60000fsl,imx8mn-uartfsl,imx6q-uartÃ0¦½Õ¬¬hipgper ãèrxtx 4disabledmmc@30b40000!fsl,imx8mn-usdhcfsl,imx7d-usdhcÃ0´½ÕVM®hipgahbper„g”ׄ©¾Î 4disabledmmc@30b50000!fsl,imx8mn-usdhcfsl,imx7d-usdhcÃ0µ½ÕVM¯hipgahbper©¾Î4okay";defaultstate_100mhzstate_200mhzIØâìõmmc@30b60000!fsl,imx8mn-usdhcfsl,imx7d-usdhcÃ0¶½ÕVM¼hipgahbper„¼”ׄ©¾Î4okay";defaultstate_100mhzstate_200mhzIØâdma-controller@30bd0000 fsl,imx8mn-sdmafsl,imx8mq-sdmaÃ0½½Õ§Thipgahbtimx/sdma/sdma-imx7d.bin7ethernet@30be0000fsl,imx8mn-fecfsl,imx6sx-fecÃ0¾$½vwx(Õ‹‹cbd"hipgahbptpenet_clk_refenet_out „Lcbc6:;”sY@õá&84okay;defaultI Jrgmii-idS^mdio+ethernet-phy@0ethernet-phy-ieee802.3-c22Ão£7bus@32c00000fsl,aips-bussimple-busÃ2À@+ßusb@32e40000fsl,imx8mn-usbfsl,imx7d-usbÃ2ä½(Õhusb1_ctrl_root_clk„Pq@2µÀ 4disabledusbmisc@32e40200%fsl,imx8mn-usbmiscfsl,imx7d-usbmiscÌÃ2ä7 usb@32e50000fsl,imx8mn-usbfsl,imx7d-usbÃ2å½)Õhusb1_ctrl_root_clk„Pq@2µ!À" 4disabledusbmisc@32e50200%fsl,imx8mn-usbmiscfsl,imx7d-usbmiscÌÃ2å7"dma-controller@33000000&fsl,imx7d-dma-apbhfsl,imx28-dma-apbhÃ3 0½Ùgpmi0gpmi1gpmi2gpmi3téÕÀ7#nand-controller@33002000)fsl,imx8mn-gpmi-nandfsl,imx7d-gpmi-nand+Ã3 3@@ögpmi-nandbch½ÙbchÕœÀhgpmi_iogpmi_bch_apbã#èrx-tx 4disabledinterrupt-controller@38800000arm,gic-v3Ã8€8ˆ½ 7usbphynop1usb-nop-xceivÕr„r2 hmain_clk7usbphynop2usb-nop-xceivÕr„r2 hmain_clk7!chosen$/soc@0/bus@30800000/serial@30890000regulator-usdhc2regulator-fixed;defaultI$
VSD_3V32Z 12Z %7 compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0gpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3mmc0mmc1mmc2serial0serial1serial2serial3spi0spi1spi2device_typeregclock-latencyclocksenable-methodnext-level-cacheoperating-points-v2nvmem-cellsnvmem-cell-namescpu-supplyphandleopp-sharedopp-hzopp-microvoltopp-supported-hwclock-latency-nsopp-suspend#clock-cellsclock-frequencyclock-output-namesinterruptsarm,no-tick-in-suspendrangesgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-rangesstatuspinctrl-namespinctrl-0fsl,ext-reset-outputclock-names#dma-cellsfsl,sdma-ram-script-namefsl,pinsregmapoffsetlinux,keycodewakeup-source#reset-cells#pwm-cellsdmasdma-namesrohm,reset-snvs-poweredregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onregulator-ramp-delayassigned-clocksassigned-clock-ratesfsl,tuning-start-tapfsl,tuning-stepbus-widthpinctrl-1pinctrl-2cd-gpiosvmmc-supplynon-removableassigned-clock-parentsfsl,num-tx-queuesfsl,num-rx-queuesphy-modephy-handlefsl,magic-packetat803x,led-act-blind-workaroundat803x,eee-disabledat803x,vddio-1p8vfsl,usbphyfsl,usbmisc#index-cellsinterrupt-namesdma-channelsreg-namesstdout-pathgpioenable-active-high