Ð
þí(…H%@(E$ø€FVP Base RevCarm,fvp-base-revcarm,vexpress"1smb@8000000simple-bus"1x=DU?Th
!!""##$$%%&&''(())**++,,motherboardvrs2arm,vexpress,v2m-p1simple-bus"1D=flash@0,00000000arm,vexpress-flashcfi-flash‰ethernet@2,02000000smsc,lan91c111‰˜clk24mhzfixed-clock£°n6
Àv2m:clk24mhzÓrefclk1mhzfixed-clock£°B@Àv2m:refclk1mhzÓrefclk32khzfixed-clock£°€Àv2m:refclk32khzÓiofpga@3,00000000simple-bus"1= sysreg@10000arm,vexpress-sysreg‰ÛëÓsysctl@20000arm,sp810arm,primecell‰÷þrefclktimclkapb_pclk£0Àtimerclken0timerclken1timerclken2timerclken3
Óaaci@40000arm,pl041arm,primecell‰˜÷ þapb_pclkmmci@50000arm,pl180arm,primecell‰˜
1:C·Q÷þmclkapb_pclkkmi@60000arm,pl050arm,primecell‰˜÷þKMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecell‰˜
÷þKMIREFCLKapb_pclkuart@90000arm,pl011arm,primecell‰ ˜÷þuartclkapb_pclkuart@a0000arm,pl011arm,primecell‰
˜÷þuartclkapb_pclkuart@b0000arm,pl011arm,primecell‰˜÷þuartclkapb_pclkuart@c0000arm,pl011arm,primecell‰˜÷þuartclkapb_pclkwdt@f0000arm,sp805arm,primecell‰˜÷þwdogclkapb_pclktimer@110000arm,sp804arm,primecell‰˜÷þtimclken1timclken2apb_pclktimer@120000arm,sp804arm,primecell‰˜÷þtimclken1timclken2apb_pclkvirtio-block@130000virtio,mmio‰˜*rtc@170000arm,pl031arm,primecell‰˜÷ þapb_pclkclcd@1f0000arm,pl111arm,primecell‰ ]combined˜÷þclcdclkapb_pclkm portendpoint{
‹Ó
virtio-p9@140000virtio,mmio‰˜+virtio-net@150000virtio,mmio‰˜,v2m-3v3regulator-fixed¥3V3´2Z Ì2Z äÓmccarm,vexpress,config-busøoscclk1arm,vexpress-osc,jepÈîà£Àv2m:oscclk1Óresetarm,vexpress-resetmuxfpgaarm,vexpress-muxfpgashutdownarm,vexpress-shutdownrebootarm,vexpress-reboot dvimodearm,vexpress-dvimodechosenaliases67/smb@8000000/motherboard/iofpga@3,00000000/uart@900006?/smb@8000000/motherboard/iofpga@3,00000000/uart@a00006G/smb@8000000/motherboard/iofpga@3,00000000/uart@b00006O/smb@8000000/motherboard/iofpga@3,00000000/uart@c0000psci
arm,psci-0.2Wsmccpus"1cpu@0^cpu
arm,armv8‰jpscicpu@100^cpu
arm,armv8‰jpscicpu@200^cpu
arm,armv8‰jpscicpu@300^cpu
arm,armv8‰jpscicpu@10000^cpu
arm,armv8‰jpscicpu@10100^cpu
arm,armv8‰jpscicpu@10200^cpu
arm,armv8‰jpscicpu@10300^cpu
arm,armv8‰jpscimemory@80000000^memory ‰€€€€reserved-memory"1=vram@18000000shared-dma-pool‰€xÓ interrupt-controller@2f000000arm,gic-v3D"1=P‰// , , ,ð ˜ Óits@2f020000”arm,gic-v3-its‰/ŸÓtimerarm,armv8-timer0˜
pmuarm,armv8-pmuv3˜spe-pmu'arm,statistical-profiling-extension-v1˜pci@40000000"1Dpci-host-ecam-generic^pci®‰@=PP h¨©ª«U¸ÀÊsmmu@2b400000arm,smmu-v3‰+@0˜JKMO]eventqpriqcmdq-syncgerrorÊ×äÓpanelarm,rtsm-displaypanel-dpiportendpoint{
Ó
panel-timing°Èï_ï÷˜0h".; modelcompatibleinterrupt-parent#address-cells#size-cellsranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,v2m-memory-mapregbank-widthinterrupts#clock-cellsclock-frequencyclock-output-namesphandlegpio-controller#gpio-cellsclocksclock-namesassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyinterrupt-namesmemory-regionremote-endpointarm,pl11x,tft-r0g0b0-padsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-rangeserial0serial1serial2serial3methoddevice_typeenable-methodno-mapinterrupt-controller#msi-cellsmsi-controllerbus-rangemsi-mapiommu-mapdma-coherent#iommu-cellsmsi-parenthactivehback-porchhfront-porchhsync-lenvactivevback-porchvfront-porchvsync-len