Ð
þí¿ã8³H(›³google,veyron-tiger-rev8google,veyron-tiger-rev7google,veyron-tiger-rev6google,veyron-tiger-rev5google,veyron-tiger-rev4google,veyron-tiger-rev3google,veyron-tiger-rev2google,veyron-tiger-rev1google,veyron-tiger-rev0google,veyron-tigergoogle,veyronrockchip,rk3288&
7Google Tigeraliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000ê/mmc@ff0f0000arm-pmuarm,cortex-a12-pmu0ï—˜™šúcpus
rockchip,rk3066-smpcpu@500(cpuarm,cortex-a1248?Sbœ@pwr‘ cpu@501(cpuarm,cortex-a1248?Sbœ@pwrcpu@502(cpuarm,cortex-a1248?Sbœ@pwrcpu@503(cpuarm,cortex-a1248?Sbœ@pwropp-table-0operating-points-v2¥opp-126000000°‚›€·
» opp-216000000°ßæ·
» opp-408000000°Q–·
» opp-600000000°#ÃF·
» opp-696000000°)|·~ðopp-816000000°0£,·B@opp-1008000000°<Ü·opp-1200000000°G†Œ·Èàopp-1416000000°Tfr·O€opp-1512000000°ZJ·Ðopp-1608000000°_Ø"·Ö opp-1704000000°eú·™popp-1800000000°kIÒ·\Àreserved-memoryÅdma-unusable@fe0000004þoscillatorfixed-clockÌn6Üxin24mï
timerarm,armv7-timerü0ï
Ìn6 timer@ff810000rockchip,rk3288-timer4ÿ ïHpa
7pclktimerdisplay-subsystemrockchip,display-subsystemCmmc@ff0c0000rockchip,rk3288-dw-mshcIðÑ€ pÈDrv7biuciuciu-driveciu-sampleWï 4ÿ@8€breset ndisabledmmc@ff0d0000rockchip,rk3288-dw-mshcIðÑ€ pÉEsw7biuciuciu-driveciu-sampleWï!4ÿ
@8bresetnokayu³
¾ÌdefaultÚäñþ%btmrvl@2marvell,sd8897-bt4&ï2
ÌdefaultÚmmc@ff0e0000rockchip,rk3288-dw-mshcIðÑ€ pÊFtx7biuciuciu-driveciu-sampleWï"4ÿ@8‚breset ndisabledmmc@ff0f0000rockchip,rk3288-dw-mshcIðÑ€ pËGuy7biuciuciu-driveciu-sampleWï#4ÿ@8ƒbresetnokayuEWžu€³¾ÌdefaultÚsaradc@ff100000rockchip,saradc4ÿï$pI[7saradcapb_pclk8Wbsaradc-apb ndisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spipAR7spiclkapb_pclk¡¦txrxï,ÌdefaultÚ4ÿ ndisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spipBS7spiclkapb_pclk¡
¦txrxï-ÌdefaultÚ !4ÿ ndisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spipCT7spiclkapb_pclk¡¦txrxï.ÌdefaultÚ"#$%4ÿnokay°flash@0jedec,spi-norÃúð€4i2c@ff140000rockchip,rk3288-i2c4ÿï>7i2cpMÌdefaultÚ&nokayÌ€Õ2ídtpm@20infineon,slb9645tt4 i2c@ff150000rockchip,rk3288-i2c4ÿï?7i2cpOÌdefaultÚ'nokayÌ€Õ2í,touchscreen@10elan,ekth35004&(ïÌdefaultÚ)*((+5+Bi2c@ff160000rockchip,rk3288-i2c4ÿï@7i2cpPÌdefaultÚ,nokayÌ€Õ2í,ts3a227e@3bti,ts3a227e4;&-ïÌdefaultÚ.P¢i2c@ff170000rockchip,rk3288-i2c4ÿïA7i2cpQÌdefaultÚ/ ndisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï7[epMU7baudclkapb_pclk¡¦txrxÌdefaultÚ012nokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï8[epNV7baudclkapb_pclk¡¦txrxÌdefaultÚ3nokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿiï9[epOW7baudclkapb_pclkÌdefaultÚ4nokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï:[epPX7baudclkapb_pclk¡¦txrxÌdefaultÚ5 ndisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï;[epQY7baudclkapb_pclk¡
¦txrxÌdefaultÚ6 ndisableddma-controller@ff250000arm,pl330arm,primecell4ÿ%@ïr}˜p 7apb_pclkthermal-zonesreserve-thermal¯èňÓ7cpu-thermal¯dňÓ7tripscpu_alert0ãpïÐ/passive8cpu_alert1ã$øïÐ/passive9cpu_critㆠïÐ /criticalcooling-mapsmap0ú80ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1ú90ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal¯dňÓ7tripsgpu_alert0ã4ïÐ/passive:gpu_critㆠïÐ /criticalcooling-mapsmap0ú:ÿ;ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc4ÿ(ï%pHZ7tsadcapb_pclk8Ÿ
btsadc-apbÌinitdefaultsleepÚ<�=<�"8>EèHnokay\s7ethernet@ff290000rockchip,rk3288-gmac4ÿ)ïŽmacirqeth_wake_irq8>8p—fgc˜Ä]M7stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac8B
bstmmacethnokayž—®?ÅinputÒ@ÝrgmiiæAÌdefaultÚBCDEñú0)'u0Bmdio0snps,dwmac-mdioethernet-phy@14@usb@ff500000
generic-ehci4ÿPïpÂ>FCusbnokayMusb@ff520000
generic-ohci4ÿRï)pÂ>FCusb ndisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc24ÿTïpÃ7otgchost>G Cusb2-phyknokay‚usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc24ÿXïpÁ7otgchost™«º€€@@ >H Cusb2-phynokayžz®H‚usb@ff5c0000
generic-ehci4ÿ\ïpÄ ndisableddma-controller@ff600000arm,pl330arm,primecell4ÿ`@ïr}˜pÁ 7apb_pclk ndisabledi2c@ff650000rockchip,rk3288-i2c4ÿeï<�7i2cpLÌdefaultÚInokayÌ€Õ2ídpmic@1brockchip,rk8084Üxin32kwifibt_32kin&-ïÌdefaultÚJKLÉBïêö&2>K+XeMMoN˜regulatorsDCDC_REG1|vdd_arm‹Ÿ±q°É áq regulator-state-memöDCDC_REG2|vdd_gpu‹Ÿ±5ÉÐáq„regulator-state-memöDCDC_REG3|vcc135_ddr‹Ÿregulator-state-memDCDC_REG4|vcc_18‹Ÿ±w@Éw@regulator-state-mem'w@LDO_REG3|vdd_10‹Ÿ±B@ÉB@regulator-state-mem'B@LDO_REG7
|vdd10_lcd‹Ÿ±B@ÉB@regulator-state-memöSWITCH_REG1
|vcc33_lcd‹Ÿdregulator-state-memöLDO_REG6|vcc18_codec‹Ÿ±w@Éw@eregulator-state-memöLDO_REG2‹Ÿ±w@Éw@|vdd18_lcdtregulator-state-memöLDO_REG8‹Ÿ±2Z É2Z
|vcc33_ccdregulator-state-memöSWITCH_REG2
|vcc33_lanAi2c@ff660000rockchip,rk3288-i2c4ÿfï=7i2cpNÌdefaultÚOnokay̆ Õ2í max98090@10maxim,max980904&Pï7mclkpqÌdefaultÚQ¡pwm@ff680000rockchip,rk3288-pwm4ÿhCÌdefaultÚRp_nokay«pwm@ff680010rockchip,rk3288-pwm4ÿhCÌdefaultÚSp_nokaypwm@ff680020rockchip,rk3288-pwm4ÿh CÌdefaultÚTp_ ndisabledpwm@ff680030rockchip,rk3288-pwm4ÿh0CÌdefaultÚUp_ ndisabledsram@ff700000
mmio-sram4ÿp€Åÿp€smp-sram@0rockchip,rk3066-smp-sram4sram@ff720000#rockchip,rk3288-pmu-srammmio-sram4ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd4ÿspower-controller!rockchip,rk3288-power-controllerNžh®
ipower-domain@94 ÈpÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$bVWXYZ[\]^Npower-domain@114pÏopb_`Npower-domain@124pÐÜbaNpower-domain@134
pÀbbcNreboot-modesyscon-reboot-modei”pRBÃ|RBÊRBà šRBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon4ÿtclock-controller@ff760000rockchip,rk3288-cru4ÿvp
7xin24m8>ï¦HžÑÝjÒÞk$³#g¸€×„Íeá£ðÑ€xhÀá£ðÑ€xhÀsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd4ÿw>edp-phyrockchip,rk3288-dp-phyph724mÈnokayyio-domains"rockchip,rk3288-io-voltage-domainnokayÓ+Ýèö+ + d ,eusbphyrockchip,rk3288-usb-phynokayusb-phy@320È4 p]7phyclkï8…
bphy-resetHusb-phy@334È44p^7phyclkï8ˆ
bphy-resetFusb-phy@348È4Hp_7phyclkï8‹
bphy-resetGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt4ÿ€ppïOnokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif4ÿ‹ 9pTÐ
7mclkhclk¡f¦txï6ÌdefaultÚg8> ndisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s4ÿ‰ 9ï5pRÎ7i2s_clki2s_hclk¡ff¦txrxÌdefaultÚh J enokay crypto@ff8a0000rockchip,rk3288-crypto4ÿŠ@ï0 pÇÍ}Á7aclkhclksclkapb_pclk8®bcrypto-rstiommu@ff900800rockchip,iommu4ÿ@ïpÊÔ7aclkiface ndisablediommu@ff914000rockchip,iommu 4ÿ‘@ÿ‘PïpÍÕ7aclkiface Œ ndisabledrga@ff920000rockchip,rk3288-rga4ÿ’€ïpÈÖj7aclkhclksclk §i 8ilm
bcoreaxiahbvop@ff930000rockchip,rk3288-vop 4ÿ“œÿ“ïpžÑ7aclk_vopdclk_vophclk_vop §i 8def
baxiahbdclk µjnokayportendpoint@04 ¼k€endpoint@14 ¼l{endpoint@24 ¼mtendpoint@34 ¼nwiommu@ff930300rockchip,iommu4ÿ“ïpÅÑ7aclkiface §i nokayjvop@ff940000rockchip,rk3288-vop 4ÿ”œÿ”ïpÆ¿Ò7aclk_vopdclk_vophclk_vop §i 8°±²
baxiahbdclk µonokayportendpoint@04 ¼pendpoint@14 ¼q|endpoint@24 ¼ruendpoint@34 ¼sxiommu@ff940300rockchip,iommu4ÿ”ïpÆÒ7aclkiface §i nokayodsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi4ÿ–@ïp~d 7refpclk §i 8> ndisabledportsport@04endpoint@04 ¼tmendpoint@14 ¼urport@14lvds@ff96c000rockchip,rk3288-lvds4ÿ–À@pg
7pclk_lvdsÌlcdcÚv §i 8> ndisabledportsport@04endpoint@04 ¼wnendpoint@14 ¼xsport@14dp@ff970000rockchip,rk3288-dp4ÿ—@ïbpic7dppclk>yCdp §i 8obdp8>nokayÌdefaultÚzportsport@04endpoint@04 ¼{lendpoint@14 ¼|qport@14endpoint@04 ¼}¯hdmi@ff980000rockchip,rk3288-dw-hdmi4ÿ˜eïgphmn7iahbisfrcec §i 8> 9nokayÌdefaultunwedgeÚ~£portsport@04endpoint@04 ¼€kendpoint@14 ¼pport@14video-codec@ff9a0000rockchip,rk3288-vpu4ÿšï
ŽvepuvdpupÐÜ
7aclkhclk µ‚ §iiommu@ff9a0800rockchip,iommu4ÿšïpÐÜ7aclkiface §i‚iommu@ff9c0440rockchip,iommu 4ÿœ@@ÿœ€@ïopÏÛ7aclkiface ndisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t7604ÿ£$ïŽjobmmugpupÀ?ƒS §i
nokay Ì„;opp-table-1operating-points-v2ƒopp-100000000°õá·~ðopp-200000000°ë·~ðopp-300000000°á£·B@opp-400000000°×„·Èàopp-600000000°#ÃF·Ðqos@ffaa0000rockchip,rk3288-qossyscon4ÿª bqos@ffaa0080rockchip,rk3288-qossyscon4ÿª€ cqos@ffad0000rockchip,rk3288-qossyscon4ÿ Wqos@ffad0100rockchip,rk3288-qossyscon4ÿ Xqos@ffad0180rockchip,rk3288-qossyscon4ÿ€ Yqos@ffad0400rockchip,rk3288-qossyscon4ÿ Zqos@ffad0480rockchip,rk3288-qossyscon4ÿ€ [qos@ffad0500rockchip,rk3288-qossyscon4ÿ Vqos@ffad0800rockchip,rk3288-qossyscon4ÿ \qos@ffad0880rockchip,rk3288-qossyscon4ÿ€ ]qos@ffad0900rockchip,rk3288-qossyscon4ÿ ^qos@ffae0000rockchip,rk3288-qossyscon4ÿ® aqos@ffaf0000rockchip,rk3288-qossyscon4ÿ¯ _qos@ffaf0080rockchip,rk3288-qossyscon4ÿ¯€ `dma-controller@ffb20000arm,pl330arm,primecell4ÿ²@ïr}˜pÁ 7apb_pclkfefuse@ffb40000rockchip,rk3288-efuse4ÿ´ pq7pclk_efusecpu-id@74cpu_leakage@174interrupt-controller@ffc01000arm,gic-400 Ø í@4ÿÀÿÀ ÿÀ@ ÿÀ` ï pinctrlrockchip,rk3288-pinctrl8>ÅÌdefaultsleepÚ…†‡ˆ‰Š‹…†‡ˆ‰Œgpio@ff750000rockchip,gpio-bank4ÿuïQp@ þ
Ø íá
PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LHUB_USB1_nFALUTPHY_PMEBPHY_INTRECOVERY_SW_LOTP_OUTUSB_OTG_POWER_ENAP_WARM_RESET_HUSB_OTG_nFALUTI2C0_SDA_PMICI2C0_SCL_PMICDEVMODE_LUSB_INT-gpio@ff780000rockchip,gpio-bank4ÿxïRpA þ
Ø ígpio@ff790000rockchip,gpio-bank4ÿyïSpB þ
Ø íi
CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TP(gpio@ff7a0000rockchip,gpio-bank4ÿzïTpC þ
Ø íÛ
FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7VCC5V_GOOD_HFLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOPHY_TXD2PHY_TXD3MAC_RXD2MAC_RXD3PHY_TXD0PHY_TXD1MAC_RXD0MAC_RXD1gpio@ff7b0000rockchip,gpio-bank4ÿ{ïUpD þ
Ø íþ
MAC_MDCMAC_RXDVMAC_RXERMAC_CLKPHY_TXENMAC_MDIOMAC_RXCLKPHY_RSTPHY_TXCLKUART0_RXDUART0_TXDUART0_CTS_LUART0_RTS_LSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEgpio@ff7c0000rockchip,gpio-bank4ÿ|ïVpE þ
Ø í…
USB_OTG_CTL1HUB_USB2_CTL1HUB_USB2_PWR_ENHUB_USB_ILIM_SELUSB_OTG_STATUS_LHUB_USB1_CTL1HUB_USB1_PWR_ENVCC50_HDMI_EN›gpio@ff7d0000rockchip,gpio-bank4ÿ}ïWpF þ
Ø í’
I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETHUB_USB2_nFALUTUSB_OTG_ILIM_SELPgpio@ff7e0000rockchip,gpio-bank4ÿ~ïXpG þ
Ø í½
LCD_BL_PWMPWM_LOGBL_ENPWR_LED1TPM_INT_HSPK_ONAP_FLASH_WP_LCPU_NMIDVSOKEDP_HPDDVS1LCD_ENDVS2HDMI_CECI2C4_SDAI2C4_SCLI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDMgpio@ff7f0000rockchip,gpio-bank4ÿïYpH þ
Ø í^
RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0
*Žhdmi-cec-c7
*Žhdmi-ddc
*ŽŽ~hdmi-ddc-unwedge
*Žvcc50-hdmi-en
*Žœpcfg-output-low
8pcfg-pull-up
Cpcfg-pull-down
P‘pcfg-pull-none
_Žpcfg-pull-none-12ma
_
l”suspendglobal-pwroff
*Ž‡ddrio-pwroff
*Ž†ddr0-retention
*…ddr1-retention
*edpedp-hpd
*‘zi2c0i2c0-xfer
*ŽŽIi2c1i2c1-xfer
*ŽŽ&i2c2i2c2-xfer
* Ž
ŽOi2c3i2c3-xfer
*ŽŽ'i2c4i2c4-xfer
*ŽŽ,i2c5i2c5-xfer
*ŽŽ/i2s0i2s0-bus`
*ŽŽŽŽŽŽhlcdclcdc-ctl@
*ŽŽŽŽvsdmmcsdmmc-clk
*Žsdmmc-cmd
*sdmmc-cd
*sdmmc-bus1
*sdmmc-bus4@
*sdio0sdio0-bus1
*sdio0-bus4@
*’’’’sdio0-cmd
*’sdio0-clk
*’sdio0-cd
*sdio0-wp
*sdio0-pwr
*sdio0-bkpwr
*sdio0-int
*wifienable-h
*Ž™bt-enable-l
*Žbt-host-wake
*‘bt-host-wake-l
*Žbt-dev-wake-sleep
*Œbt-dev-wake-awake
*“Šbt-dev-wake
*Žsdio1sdio1-bus1
*sdio1-bus4@
*sdio1-cd
*sdio1-wp
*sdio1-bkpwr
*sdio1-int
*sdio1-cmd
*sdio1-clk
*Žsdio1-pwr
* emmcemmc-clk
*’emmc-cmd
*’emmc-pwr
* emmc-bus1
*emmc-bus4@
*emmc-bus8€
*’’’’’’’’emmc-reset
* Ž—spi0spi0-clk
*spi0-cs0
*
spi0-tx
*spi0-rx
*spi0-cs1
*spi1spi1-clk
*spi1-cs0
*
!spi1-rx
* spi1-tx
*spi2spi2-cs1
*spi2-clk
*"spi2-cs0
*%spi2-rx
*$spi2-tx
* #uart0uart0-xfer
*Ž0uart0-cts
*1uart0-rts
*Ž2uart1uart1-xfer
* Ž3uart1-cts
*
uart1-rts
*Žuart2uart2-xfer
*Ž4uart3uart3-xfer
*Ž5uart3-cts
* uart3-rts
*
Žuart4uart4-xfer
*Ž6uart4-cts
*uart4-rts
*
Žtsadcotp-pin
*
Ž<�otp-out
*
Ž=pwm0pwm0-pin
*ŽRpwm1pwm1-pin
*ŽSpwm2pwm2-pin
*ŽTpwm3pwm3-pin
*ŽUgmacrgmii-pinsð
*ŽŽŽŽ””””ŽŽŽ ””ŽŽBrmii-pins
*ŽŽŽŽŽŽŽŽŽŽphy-rst
*“Cphy-pmeb
*Dphy-int
*Espdifspdif-tx
*Žgpcfg-pull-none-drv-8ma
_
l’pcfg-pull-up-drv-8ma
C
lpcfg-output-high
{“buttonspwr-key-l
*•pmicpmic-int-l
*Jdvs-1
*‘Kdvs-2
*‘Lrebootap-warm-reset-h
*
Ž–recovery-switchrec-mode-l
* tpmtpm-int-h
*Žwrite-protectfw-wp-ap
*Žcodechp-det
*Ÿint-codec
*‘Qmic-det
*žheadsetts3a227e-int-l
*.buck-5vdrv-5v
*Žšledspwr-led1-on
*‹pwr-led1-blink
*“usb-bc12usb-otg-ilim-sel
*ˆusb-usb-ilim-sel
*‰usb-hosthub_usb1_pwr_en
*Ž¤hub_usb2_pwr_en
*Ž¥usb_otg_pwr_en
*Ž¦backlightbl_pwr_en
*Ž§bl-en
*Žªlcdlcd-en
*Ž©touchscreentouch-int
*Ž)touch-rst
*Ž*chosen
‡serial2:115200n8memory(memory4€power-button
gpio-keysÌdefaultÚ•key-power
“Power"-
™t
¤dBgpio-restart
gpio-restart"-
ÌdefaultÚ–
¶Èemmc-pwrseqmmc-pwrseq-emmcÚ—Ìdefault( sdio-pwrseqmmc-pwrseq-simplep˜
7ext_clockÌdefaultÚ™
vcc-5vregulator-fixed|vcc_5v‹Ÿ±LK@ÉLK@
¿MÌdefaultÚšNvcc33-sysregulator-fixed
|vcc33_sys‹Ÿ±2Z É2Z vcc50-hdmiregulator-fixed|vcc50_hdmi‹Ÿ
ÒN
¿›ÌdefaultÚœvdd-logicpwm-regulator
|vdd_logic
ÝÊ
â
í{”‹Ÿ±~ðÉ™pá sound!rockchip,rockchip-audio-max98090ÌdefaultÚžŸVEYRON-I2S# ;¡PPfP}¢”£vccsysregulator-fixed|vccsysŸ‹¨vcc33-ioregulator-fixed‹Ÿ |vcc33_io+vcc5-host1-regulatorregulator-fixed
¿›ÌdefaultÚ¤|vcc5_host1‹Ÿvcc5-host2-regulatorregulator-fixed
¿›ÌdefaultÚ¥|vcc5_host2‹Ÿvcc5v-otg-regulatorregulator-fixed
¿-ÌdefaultÚ¦ |vcc5_otg‹Ÿexternal-gmac-clockfixed-clockïÌsY@ Üext_gmac?backlight-regulatorregulator-fixed
¿(ÌdefaultÚ§|backlight_regulator
Ò¨¨:˜¬panel-regulatorregulator-fixed
¿MÌdefaultÚ©|panel_regulator
Òbacklightpwm-backlight¹ÿËüâ€ûMÌdefaultÚª
Ý«B@
.¬®panelauo,b101ean01nokay.;®panel-timingÌù@«EMZf p x…‘portsportendpoint ¼¯} #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymarvell,wakeup-pincap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplywakeup-sourceti,micbiasreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-handlephy-modephy-supplyrx_delaytx_delaysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplydvs-gpiosvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityenable-active-highvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenvactivevfront-porchvback-porchvsync-len