Ð
þí
´8ì(È´Qheadacoustics,omap3-hatechnexion,omap3-tao3530ti,omap3430ti,omap34xxti,omap3+37TI OMAP3 HEAD acoustics baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpuƒŠcpu–“सÇÓpmu@54000000arm,cortex-a8-pmuT€Ûædebugsssocti,omap-inframpu
ti,omap3-mpuæmpuiva
ti,iva2.2æivadsp
ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bushÛ
+ðæl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ðHscm@2000ti,omap3-scmsimple-bus +ð pinmux@30 ti,omap3-padconfpinctrl-single08+÷,Jÿgdefaultu
hsusbb2-pins`ÀÂÄÆÈʤ¦¨ª¬®Ómmc1-pinsP "$&Ó÷mmc2-pins0(*,.02Óûwlan-gpio-pins^uart3-pinsnApÓìi2c3-pins’”Óómcspi1-pins ˜šœžÓômcspi3-pins ¬®°²Óõmcbsp3-pins <�>@BÓtwl4030-pins°AÓísound2-pinsnled-blue-pinsàÓ led-green-pinsöÓ
led-red-pinsþÓpoweroff-pinsŽÓpowerdown-input-pinsÓfpga-boot0-pins êìîðÓfpga-boot1-pins rtvxÓscm_conf@270sysconsimple-busp0+ðp0Ópbias_regulator@2b0ti,pbias-omap3ti,pbias-omap°“pbias_mmc_omap2430špbias_mmc_omap2430©w@Á-ÆÀÓöclocks+clock@68
ti,clkselhÙ+clock-mcbsp5-mux-fck@4Ùti,composite-mux-clockæmcbsp5_mux_fckƒ
Óclock-mcbsp3-mux-fck@0Ùti,composite-mux-clockæmcbsp3_mux_fckƒÓclock-mcbsp4-mux-fck@2Ùti,composite-mux-clockæmcbsp4_mux_fckƒÓmcbsp5_fckÙti,composite-clockƒÓclock@4
ti,clkselÙ+clock-mcbsp1-mux-fck@2Ùti,composite-mux-clockæmcbsp1_mux_fckƒ
Óclock-mcbsp2-mux-fck@6Ùti,composite-mux-clockæmcbsp2_mux_fckƒÓmcbsp1_fckÙti,composite-clockƒÓýmcbsp2_fckÙti,composite-clockƒÓÿmcbsp3_fckÙti,composite-clockƒÓmcbsp4_fckÙti,composite-clockƒÓclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single
\+÷,Jÿtwl4030-vpins-pins Óîtarget-module@480a6000ti,sysc-omap2ti,syscH
`DH
`HH
`LùrevsyscsyssƒŠick+ðH
` +disabledaes1@0
ti,omap3-aesPÛ2
7txrxtarget-module@480c5000ti,sysc-omap2ti,syscHPDHPHHPLùrevsyscsyssƒŠick+ðHP +disabledaes2@0
ti,omap3-aesPÛ2AB7txrxprm@48306000
ti,omap3-prmH0`@Ûclocks+virt_16_8m_ckÙfixed-clockAYÓ"osc_sys_ck@d40Ù
ti,mux-clockƒ !"
@Ó#sys_ck@1270Ùti,divider-clockƒ#Q^piÓ(sys_clkout1@d70Ùti,gate-clockƒ#
pQdpll3_x2_ckÙfixed-factor-clockƒ$€‹dpll3_m2x2_ckÙfixed-factor-clockƒ%€‹Ó'dpll4_x2_ckÙfixed-factor-clockƒ&€‹corex2_fckÙfixed-factor-clockƒ'€‹Ó)wkup_l4_ickÙfixed-factor-clockƒ(€‹Óhcorex2_d3_fckÙfixed-factor-clockƒ)€‹Ócorex2_d5_fckÙfixed-factor-clockƒ)€‹Ó‘clockdomainscm@48004000ti,omap3-cmH@@clocks+dummy_apb_pclkÙfixed-clockAomap_32k_fckÙfixed-clockA€ÓNvirt_12m_ckÙfixed-clockA·Óvirt_13m_ckÙfixed-clockAÆ]@Óvirt_19200000_ckÙfixed-clockA$øÓvirt_26000000_ckÙfixed-clockAŒº€Ó virt_38_4m_ckÙfixed-clockAIðÓ!dpll4_ck@d00Ùti,omap3-dpll-per-clockƒ((
D
0Ó&dpll4_m2_ck@d48Ùti,divider-clockƒ&^?
HiÓ*dpll4_m2x2_mul_ckÙfixed-factor-clockƒ*€‹Ó+dpll4_m2x2_ck@d00Ùti,gate-clockƒ+Q
•Ó,omap_96m_alwon_fckÙfixed-factor-clockƒ,€‹Ó8dpll3_ck@d00Ùti,omap3-dpll-core-clockƒ((
@
0Ó$clock@1140
ti,clksel@Ù+clock-dpll3-m3@16Ùti,divider-clockædpll3_m3_ckƒ$^iÓ2clock-dpll4-m6@24Ùti,divider-clockædpll4_m6_ckƒ&^?iÓDclock-emu-src-mux@0Ù
ti,mux-clockæemu_src_mux_ckƒ(-./Ó|clock-pclk-fck@8Ùti,divider-clock æpclk_fckƒ0^iclock-pclkx2-fck@6Ùti,divider-clockæpclkx2_fckƒ0^iclock-atclk-fck@4Ùti,divider-clock
æatclk_fckƒ0^iclock-traceclk-src-fck@2Ù
ti,mux-clockætraceclk_src_fckƒ(-./Ó1clock-traceclk-fck@11Ùti,divider-clock
ætraceclk_fckƒ1^idpll3_m3x2_mul_ckÙfixed-factor-clockƒ2€‹Ó3dpll3_m3x2_ck@d00Ùti,gate-clockƒ3Q
•Ó4emu_core_alwon_ckÙfixed-factor-clockƒ4€‹Ó-sys_altclkÙfixed-clockAÓ;mcbsp_clksÙfixed-clockAÓcore_ckÙfixed-factor-clockƒ%€‹Ó5dpll1_fck@940Ùti,divider-clockƒ5Q^ @iÓ6dpll1_ck@904Ùti,omap3-dpll-clockƒ(6 $ @ 4Ódpll1_x2_ckÙfixed-factor-clockƒ€‹Ó7dpll1_x2m2_ck@944Ùti,divider-clockƒ7^ DiÓKcm_96m_fckÙfixed-factor-clockƒ8€‹Ó9clock@d40
ti,clksel
@Ù+clock-dpll3-m2@27Ùti,divider-clockædpll3_m2_ckƒ$^iÓ%clock-omap-96m-fck@6Ù
ti,mux-clock
æomap_96m_fckƒ9(Ó_clock-omap-54m-fck@5Ù
ti,mux-clock
æomap_54m_fckƒ:;ÓGclock-omap-48m-fck@3Ù
ti,mux-clock
æomap_48m_fckƒ<�;Ó?clock@e40
ti,clksel@Ù+clock-dpll4-m3@8Ùti,divider-clockædpll4_m3_ckƒ&^ iÓ=clock-dpll4-m4@0Ùti,divider-clockædpll4_m4_ckƒ&^iÓ@dpll4_m3x2_mul_ckÙfixed-factor-clockƒ=€‹Ó>dpll4_m3x2_ck@d00Ùti,gate-clockƒ>Q
•Ó:cm_96m_d2_fckÙfixed-factor-clockƒ9€‹Ó<�omap_12m_fckÙfixed-factor-clockƒ?€‹Ó`dpll4_m4x2_mul_ckÙti,fixed-factor-clockƒ@«¹ÆÓAdpll4_m4x2_ck@d00Ùti,gate-clockƒAQ
•ÆÓddpll4_m5_ck@f40Ùti,divider-clockƒ&^?@iÓBdpll4_m5x2_mul_ckÙti,fixed-factor-clockƒB«¹ÆÓCdpll4_m5x2_ck@d00Ùti,gate-clockƒCQ
•ÆÓ€dpll4_m6x2_mul_ckÙfixed-factor-clockƒD€‹ÓEdpll4_m6x2_ck@d00Ùti,gate-clockƒEQ
•ÓFemu_per_alwon_ckÙfixed-factor-clockƒF€‹Ó.clock@d70
ti,clksel
pÙ+clock-clkout2-src-gate@7Ù ti,composite-no-wait-gate-clockæclkout2_src_gate_ckƒ5ÓIclock-clkout2-src-mux@0Ùti,composite-mux-clockæclkout2_src_mux_ckƒ5(9GÓJclock-sys-clkout2@3Ùti,divider-clockæsys_clkout2ƒH^@Ùclkout2_src_ckÙti,composite-clockƒIJÓHmpu_ckÙfixed-factor-clockƒK€‹ÓLarm_fck@924Ùti,divider-clockƒL $^emu_mpu_alwon_ckÙfixed-factor-clockƒL€‹Ó/clock@a40
ti,clksel
@Ù+clock-l3-ick@0Ùti,divider-clockæl3_ickƒ5^iÓMclock-l4-ick@2Ùti,divider-clockæl4_ickƒM^iÓOclock-gpt10-mux-fck@6Ùti,composite-mux-clockægpt10_mux_fckƒN(Ó\clock-gpt11-mux-fck@7Ùti,composite-mux-clockægpt11_mux_fckƒN(Ó^clock-ssi-ssr-div-fck-3430es2@8Ùti,composite-divider-clockæssi_ssr_div_fck_3430es2ƒ)$ïÓ…clock@c40
ti,clksel@Ù+clock-rm-ick@1Ùti,divider-clockærm_ickƒO^iclock-gpt1-mux-fck@0Ùti,composite-mux-clock
ægpt1_mux_fckƒN(Ógclock-usim-mux-fck@3Ùti,composite-mux-clock
æusim_mux_fck(ƒ(PQRSTUVWXiÓ‰clock@a00
ti,clksel
Ù+clock-gpt10-gate-fck@11Ùti,composite-gate-clockægpt10_gate_fckƒ(Ó[clock-gpt11-gate-fck@12Ùti,composite-gate-clockægpt11_gate_fckƒ(Ó]clock-mmchs2-fck@25Ùti,wait-gate-clockæmmchs2_fckƒ
Ó¾clock-mmchs1-fck@24Ùti,wait-gate-clockæmmchs1_fckƒ
Ó¿clock-i2c3-fck@17Ùti,wait-gate-clock æi2c3_fckƒ
ÓÀclock-i2c2-fck@16Ùti,wait-gate-clock æi2c2_fckƒ
ÓÁclock-i2c1-fck@15Ùti,wait-gate-clock æi2c1_fckƒ
ÓÂclock-mcbsp5-gate-fck@10
Ùti,composite-gate-clockæmcbsp5_gate_fckƒÓclock-mcbsp1-gate-fck@9 Ùti,composite-gate-clockæmcbsp1_gate_fckƒÓclock-mcspi4-fck@21Ùti,wait-gate-clockæmcspi4_fckƒYÓÃclock-mcspi3-fck@20Ùti,wait-gate-clockæmcspi3_fckƒYÓÄclock-mcspi2-fck@19Ùti,wait-gate-clockæmcspi2_fckƒYÓÅclock-mcspi1-fck@18Ùti,wait-gate-clockæmcspi1_fckƒYÓÆclock-uart2-fck@14Ùti,wait-gate-clock
æuart2_fckƒYÓÇclock-uart1-fck@13
Ùti,wait-gate-clock
æuart1_fckƒYÓÈclock-hdq-fck@22Ùti,wait-gate-clockæhdq_fckƒZÓÉclock-modem-fck@31Ùti,omap3-interface-clock
æmodem_fckƒ(Óåclock-mspro-fck@23Ùti,wait-gate-clock
æmspro_fckƒ
clock-ssi-ssr-gate-fck-3430es2@0Ù ti,composite-no-wait-gate-clockæssi_ssr_gate_fck_3430es2ƒ)Ó„clock-mmchs3-fck@30Ùti,wait-gate-clockæmmchs3_fckƒ
Óágpt10_fckÙti,composite-clockƒ[\gpt11_fckÙti,composite-clockƒ]^core_96m_fckÙfixed-factor-clockƒ_€‹Ó
core_48m_fckÙfixed-factor-clockƒ?€‹ÓYcore_12m_fckÙfixed-factor-clockƒ`€‹ÓZcore_l3_ickÙfixed-factor-clockƒM€‹Óaclock@a10
ti,clksel
Ù+clock-sdrc-ick@1Ùti,wait-gate-clock æsdrc_ickƒaÓ”clock-mmchs2-ick@25Ùti,omap3-interface-clockæmmchs2_ickƒbÓÊclock-mmchs1-ick@24Ùti,omap3-interface-clockæmmchs1_ickƒbÓËclock-hdq-ick@22Ùti,omap3-interface-clockæhdq_ickƒbÓÌclock-mcspi4-ick@21Ùti,omap3-interface-clockæmcspi4_ickƒbÓÍclock-mcspi3-ick@20Ùti,omap3-interface-clockæmcspi3_ickƒbÓÎclock-mcspi2-ick@19Ùti,omap3-interface-clockæmcspi2_ickƒbÓÏclock-mcspi1-ick@18Ùti,omap3-interface-clockæmcspi1_ickƒbÓÐclock-i2c3-ick@17Ùti,omap3-interface-clock æi2c3_ickƒbÓÑclock-i2c2-ick@16Ùti,omap3-interface-clock æi2c2_ickƒbÓÒclock-i2c1-ick@15Ùti,omap3-interface-clock æi2c1_ickƒbÓÓclock-uart2-ick@14Ùti,omap3-interface-clock
æuart2_ickƒbÓÔclock-uart1-ick@13
Ùti,omap3-interface-clock
æuart1_ickƒbÓÕclock-gpt11-ick@12Ùti,omap3-interface-clock
ægpt11_ickƒbÓÖclock-gpt10-ick@11Ùti,omap3-interface-clock
ægpt10_ickƒbÓ×clock-mcbsp5-ick@10
Ùti,omap3-interface-clockæmcbsp5_ickƒbÓØclock-mcbsp1-ick@9 Ùti,omap3-interface-clockæmcbsp1_ickƒbÓÙclock-omapctrl-ick@6Ùti,omap3-interface-clock
æomapctrl_ickƒbÓÚclock-aes2-ick@28Ùti,omap3-interface-clock æaes2_ickƒbÓclock-sha12-ick@27Ùti,omap3-interface-clock
æsha12_ickƒbÓÛclock-icr-ick@29Ùti,omap3-interface-clockæicr_ickƒbclock-des2-ick@26Ùti,omap3-interface-clock ædes2_ickƒbclock-mspro-ick@23Ùti,omap3-interface-clock
æmspro_ickƒbclock-mailboxes-ick@7Ùti,omap3-interface-clockæmailboxes_ickƒbclock-sad2d-ick@3Ùti,omap3-interface-clock
æsad2d_ickƒMÓæclock-hsotgusb-ick-3430es2@4Ù"ti,omap3-hsotgusb-interface-clockæhsotgusb_ick_3430es2ƒaÓ•clock-ssi-ick-3430es2@0Ùti,omap3-ssi-interface-clockæssi_ick_3430es2ƒcÓclock-mmchs3-ick@30Ùti,omap3-interface-clockæmmchs3_ickƒbÓàgpmc_fckÙfixed-factor-clockƒa€‹core_l4_ickÙfixed-factor-clockƒO€‹Óbclock@e00
ti,clkselÙ+clock-dss-tv-fckÙti,gate-clockædss_tv_fckƒGQÓ¹clock-dss-96m-fckÙti,gate-clockædss_96m_fckƒ_QÓºclock-dss2-alwon-fckÙti,gate-clockædss2_alwon_fckƒ(QÓ»clock-dss1-alwon-fck-3430es2@0Ùti,dss-gate-clockædss1_alwon_fck_3430es2ƒdÆÓ¼dummy_ckÙfixed-clockAclock@c00
ti,clkselÙ+clock-gpt1-gate-fck@0Ùti,composite-gate-clockægpt1_gate_fckƒ(Ófclock-gpio1-dbck@3Ùti,gate-clockægpio1_dbckƒeÓ°clock-wdt2-fck@5Ùti,wait-gate-clock æwdt2_fckƒeÓ±clock-sr1-fck@6Ùti,wait-gate-clockæsr1_fckƒ(Óclock-sr2-fck@7Ùti,wait-gate-clockæsr2_fckƒ(Ó
clock-usim-gate-fck@9 Ùti,composite-gate-clockæusim_gate_fckƒ_Óˆgpt1_fckÙti,composite-clockƒfgÓwkup_32k_fckÙfixed-factor-clockƒN€‹Óeclock@c10
ti,clkselÙ+clock-wdt2-ick@5Ùti,omap3-interface-clock æwdt2_ickƒhÓ²clock-wdt1-ick@4Ùti,omap3-interface-clock æwdt1_ickƒhÓ³clock-gpio1-ick@3Ùti,omap3-interface-clock
ægpio1_ickƒhÓ´clock-omap-32ksync-ick@2Ùti,omap3-interface-clockæomap_32ksync_ickƒhÓµclock-gpt12-ick@1Ùti,omap3-interface-clock
ægpt12_ickƒhÓ¶clock-gpt1-ick@0Ùti,omap3-interface-clock ægpt1_ickƒhÓ·clock-usim-ick@9 Ùti,omap3-interface-clock æusim_ickƒhÓ¸per_96m_fckÙfixed-factor-clockƒ8€‹Óper_48m_fckÙfixed-factor-clockƒ?€‹Óiclock@1000
ti,clkselÙ+clock-uart3-fck@11Ùti,wait-gate-clock
æuart3_fckƒiÓ–clock-gpt2-gate-fck@3Ùti,composite-gate-clockægpt2_gate_fckƒ(Ókclock-gpt3-gate-fck@4Ùti,composite-gate-clockægpt3_gate_fckƒ(Ómclock-gpt4-gate-fck@5Ùti,composite-gate-clockægpt4_gate_fckƒ(Óoclock-gpt5-gate-fck@6Ùti,composite-gate-clockægpt5_gate_fckƒ(Óqclock-gpt6-gate-fck@7Ùti,composite-gate-clockægpt6_gate_fckƒ(Ósclock-gpt7-gate-fck@8Ùti,composite-gate-clockægpt7_gate_fckƒ(Óuclock-gpt8-gate-fck@9 Ùti,composite-gate-clockægpt8_gate_fckƒ(Ówclock-gpt9-gate-fck@10
Ùti,composite-gate-clockægpt9_gate_fckƒ(Óyclock-gpio6-dbck@17Ùti,gate-clockægpio6_dbckƒjÓ—clock-gpio5-dbck@16Ùti,gate-clockægpio5_dbckƒjÓ˜clock-gpio4-dbck@15Ùti,gate-clockægpio4_dbckƒjÓ™clock-gpio3-dbck@14Ùti,gate-clockægpio3_dbckƒjÓšclock-gpio2-dbck@13
Ùti,gate-clockægpio2_dbckƒjÓ›clock-wdt3-fck@12Ùti,wait-gate-clock æwdt3_fckƒjÓœclock-mcbsp2-gate-fck@0Ùti,composite-gate-clockæmcbsp2_gate_fckƒÓclock-mcbsp3-gate-fck@1Ùti,composite-gate-clockæmcbsp3_gate_fckƒÓclock-mcbsp4-gate-fck@2Ùti,composite-gate-clockæmcbsp4_gate_fckƒÓclock@1040
ti,clksel@Ù+clock-gpt2-mux-fck@0Ùti,composite-mux-clock
ægpt2_mux_fckƒN(Ólclock-gpt3-mux-fck@1Ùti,composite-mux-clock
ægpt3_mux_fckƒN(Ónclock-gpt4-mux-fck@2Ùti,composite-mux-clock
ægpt4_mux_fckƒN(Ópclock-gpt5-mux-fck@3Ùti,composite-mux-clock
ægpt5_mux_fckƒN(Órclock-gpt6-mux-fck@4Ùti,composite-mux-clock
ægpt6_mux_fckƒN(Ótclock-gpt7-mux-fck@5Ùti,composite-mux-clock
ægpt7_mux_fckƒN(Óvclock-gpt8-mux-fck@6Ùti,composite-mux-clock
ægpt8_mux_fckƒN(Óxclock-gpt9-mux-fck@7Ùti,composite-mux-clock
ægpt9_mux_fckƒN(Ózgpt2_fckÙti,composite-clockƒklÓgpt3_fckÙti,composite-clockƒmngpt4_fckÙti,composite-clockƒopgpt5_fckÙti,composite-clockƒqrgpt6_fckÙti,composite-clockƒstgpt7_fckÙti,composite-clockƒuvgpt8_fckÙti,composite-clockƒwxgpt9_fckÙti,composite-clockƒyzper_32k_alwon_fckÙfixed-factor-clockƒN€‹Ójper_l4_ickÙfixed-factor-clockƒO€‹Ó{clock@1010
ti,clkselÙ+clock-gpio6-ick@17Ùti,omap3-interface-clock
ægpio6_ickƒ{Óclock-gpio5-ick@16Ùti,omap3-interface-clock
ægpio5_ickƒ{Óžclock-gpio4-ick@15Ùti,omap3-interface-clock
ægpio4_ickƒ{ÓŸclock-gpio3-ick@14Ùti,omap3-interface-clock
ægpio3_ickƒ{Ó clock-gpio2-ick@13
Ùti,omap3-interface-clock
ægpio2_ickƒ{Ó¡clock-wdt3-ick@12Ùti,omap3-interface-clock æwdt3_ickƒ{Ó¢clock-uart3-ick@11Ùti,omap3-interface-clock
æuart3_ickƒ{Ó£clock-uart4-ick@18Ùti,omap3-interface-clock
æuart4_ickƒ{Ó¤clock-gpt9-ick@10
Ùti,omap3-interface-clock ægpt9_ickƒ{Ó¥clock-gpt8-ick@9 Ùti,omap3-interface-clock ægpt8_ickƒ{Ó¦clock-gpt7-ick@8Ùti,omap3-interface-clock ægpt7_ickƒ{Ó§clock-gpt6-ick@7Ùti,omap3-interface-clock ægpt6_ickƒ{Ó¨clock-gpt5-ick@6Ùti,omap3-interface-clock ægpt5_ickƒ{Ó©clock-gpt4-ick@5Ùti,omap3-interface-clock ægpt4_ickƒ{Óªclock-gpt3-ick@4Ùti,omap3-interface-clock ægpt3_ickƒ{Ó«clock-gpt2-ick@3Ùti,omap3-interface-clock ægpt2_ickƒ{Ó¬clock-mcbsp2-ick@0Ùti,omap3-interface-clockæmcbsp2_ickƒ{Óclock-mcbsp3-ick@1Ùti,omap3-interface-clockæmcbsp3_ickƒ{Ó®clock-mcbsp4-ick@2Ùti,omap3-interface-clockæmcbsp4_ickƒ{Ó¯emu_src_ckÙti,clkdm-gate-clockƒ|Ó0secure_32k_fckÙfixed-clockA€Ó}gpt12_fckÙfixed-factor-clockƒ}€‹Ówdt1_fckÙfixed-factor-clockƒ}€‹security_l4_ick2Ùfixed-factor-clockƒO€‹Ó~clock@a14
ti,clksel
Ù+clock-aes1-ick@3Ùti,omap3-interface-clock æaes1_ickƒ~Óclock-rng-ick@2Ùti,omap3-interface-clockærng_ickƒ~Óþclock-sha11-ick@1Ùti,omap3-interface-clock
æsha11_ickƒ~clock-des1-ick@0Ùti,omap3-interface-clock ædes1_ickƒ~clock-pka-ick@4Ùti,omap3-interface-clockæpka_ickƒclock@f00
ti,clkselÙ+clock-cam-mclk@0Ùti,gate-clock æcam_mclkƒ€Æclock-csi2-96m-fck@1Ùti,gate-clock
æcsi2_96m_fckƒ
Óãcam_ick@f10Ù!ti,omap3-no-wait-interface-clockƒOQÓâsecurity_l3_ickÙfixed-factor-clockƒM€‹Óssi_l4_ickÙfixed-factor-clockƒO€‹Ócsr_l4_ickÙfixed-factor-clockƒO€‹dpll2_fck@40Ùti,divider-clockƒ5Q^@iÓdpll2_ck@4Ùti,omap3-dpll-clockƒ($@4û
Ó‚dpll2_m2_ck@44Ùti,divider-clockƒ‚^DiÓƒiva2_ck@0Ùti,wait-gate-clockƒƒQÓäclock@a18
ti,clksel
Ù)+clock-mad2d-ick@3Ùti,omap3-interface-clock
æmad2d_ickƒMÓçclock-usbtll-ick@2Ùti,omap3-interface-clockæusbtll_ickƒbÓßssi_ssr_fck_3430es2Ùti,composite-clockƒ„…Ó†ssi_sst_fck_3430es2Ùfixed-factor-clockƒ†€‹Ó
sys_d2_ckÙfixed-factor-clockƒ(€‹ÓPomap_96m_d2_fckÙfixed-factor-clockƒ_€‹ÓQomap_96m_d4_fckÙfixed-factor-clockƒ_€‹ÓRomap_96m_d8_fckÙfixed-factor-clockƒ_€‹ÓSomap_96m_d10_fckÙfixed-factor-clockƒ_€‹
ÓTdpll5_m2_d4_ckÙfixed-factor-clockƒ‡€‹ÓUdpll5_m2_d8_ckÙfixed-factor-clockƒ‡€‹ÓVdpll5_m2_d16_ckÙfixed-factor-clockƒ‡€‹ÓWdpll5_m2_d20_ckÙfixed-factor-clockƒ‡€‹ÓXusim_fckÙti,composite-clockƒˆ‰dpll5_ck@d04Ùti,omap3-dpll-clockƒ((
$
L
4û
ÓŠdpll5_m2_ck@d50Ùti,divider-clockƒŠ^
PiÓ‡sgx_gate_fck@b00Ùti,composite-gate-clockƒ5QÓ’core_d3_ckÙfixed-factor-clockƒ5€‹Ó‹core_d4_ckÙfixed-factor-clockƒ5€‹ÓŒcore_d6_ckÙfixed-factor-clockƒ5€‹Óomap_192m_alwon_fckÙfixed-factor-clockƒ,€‹ÓŽcore_d2_ckÙfixed-factor-clockƒ5€‹Ósgx_mux_fck@b40Ùti,composite-mux-clock ƒ‹Œ9Ž‘@Ó“sgx_fckÙti,composite-clockƒ’“Ósgx_ick@b10Ùti,wait-gate-clockƒMQÓècpefuse_fck@a08Ùti,gate-clockƒ(
QÓÜts_fck@a08Ùti,gate-clockƒN
QÓÝusbtll_fck@a08Ùti,wait-gate-clockƒ‡
QÓÞdss_ick_3430es2@e10Ùti,omap3-dss-interface-clockƒOQÓ½usbhost_120m_fck@1400Ùti,gate-clockƒ‡QÓéusbhost_48m_fck@1400Ùti,dss-gate-clockƒ?QÓêusbhost_ick@1410Ùti,omap3-dss-interface-clockƒOQÓëclockdomainscore_l3_clkdmti,clockdomainƒ”•dpll3_clkdmti,clockdomainƒ$dpll1_clkdmti,clockdomainƒper_clkdmti,clockdomainhƒ–—˜™š›œžŸ ¡¢£¤¥¦§¨©ª«¬®¯emu_clkdmti,clockdomainƒ0dpll4_clkdmti,clockdomainƒ&wkup_clkdmti,clockdomain$ƒ°±²³´µ¶·¸dss_clkdmti,clockdomainƒ¹º»¼½core_l4_clkdmti,clockdomain”ƒ¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝÞßàácam_clkdmti,clockdomainƒâãiva2_clkdmti,clockdomainƒädpll2_clkdmti,clockdomainƒ‚d2d_clkdmti,clockdomainƒåæçdpll5_clkdmti,clockdomainƒŠsgx_clkdmti,clockdomainƒèusbhost_clkdmti,clockdomainƒéêëtarget-module@48320000ti,sysc-omap2ti,syscH2H2 ùrevsyscƒeµŠfckick+ðH2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intcH Ótarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(ùrevsyscsyss#6ƒaŠick+ðH`dma-controller@0ti,omap3430-sdmati,omap-sdmaÛ
DO \`Ógpio@48310000ti,omap3-gpioH1Ûægpio1i{‹gpio@49050000ti,omap3-gpioIÛægpio2{‹gpio@49052000ti,omap3-gpioI Ûægpio3{‹gpio@49054000ti,omap3-gpioI@Û ægpio4{‹gpio@49056000ti,omap3-gpioI`Û!ægpio5{‹Ógpio@49058000ti,omap3-gpioI€Û"ægpio6{‹Óserial@4806a000ti,omap3-uartH —H2127txrxæuart1AÜlserial@4806c000ti,omap3-uartHÀ—I2347txrxæuart2AÜlserial@49020000ti,omap3-uartI—J2567txrxæuart3AÜlgdefaultuìi2c@48070000
ti,omap3-i2cH€Û8+æi2c1A'¬@twl@48HÛti,twl4030gdefaultuíîaudioti,twl4030-audiocodecrtcti,twl4030-rtcÛbciti,twl4030-bciÛ «ï¹ðÅvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 švdd_ehci©w@Áw@Öregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1© 'ÀÁ Óregulator-vdacti,twl4030-vdac©w@Áw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1©:Á0°Óøregulator-vmmc2ti,twl4030-vmmc2©:Á0°regulator-vusb1v5ti,twl4030-vusb1v5Óñregulator-vusb1v8ti,twl4030-vusb1v8Óòregulator-vusb3v1ti,twl4030-vusb3v1Óïregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2©w@Áw@regulator-vsimti,twl4030-vsim©w@Á-ÆÀÓùgpioti,twl4030-gpio{‹êö¡ÄÓútwl4030-usbti,twl4030-usbÛ
ñò*ï8AÓ pwmti,twl4030-pwmLpwmledti,twl4030-pwmledLpwrbuttonti,twl4030-pwrbuttonÛkeypadti,twl4030-keypadÛWgmadcti,twl4030-madcÛzÓði2c@48072000
ti,omap3-i2cH €Û9+æi2c2 +disabledi2c@48060000
ti,omap3-i2cH€Û=+æi2c3A† gdefaultuómailbox@48094000ti,omap3-mailboxæmailboxH @ÛŒ˜ªmbox-dsp¼Çspi@48098000ti,omap2-mcspiH €ÛA+æmcspi1Ò@2#$%&'()* 7tx0rx0tx1rx1tx2rx2tx3rx3gdefaultuôspi@4809a000ti,omap2-mcspiH ÛB+æmcspi2Ò 2+,-.7tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH€Û[+æmcspi3Ò 27tx0rx0tx1rx1gdefaultuõspi@480ba000ti,omap2-mcspiH Û0+æmcspi4Ò2FG7tx0rx01w@480b2000ti,omap3-1wH Û:æhdq1wmmc@4809c000ti,omap3-hsmmcH ÀÛSæmmc1à2=>7txrxíögdefaultu÷úøùúmmc@480b4000ti,omap3-hsmmcH@ÛVæmmc22/07txrxgdefaultuûúü&4mmc@480ad000ti,omap3-hsmmcH
ÐÛ^æmmc32MN7txrx +disabledmmu@480bd400Gti,omap2-iommuHÔ€Ûæmmu_ispTÓmmu@5d000000Gti,omap2-iommu]€Ûæmmu_iva +disabledwdt@48314000
ti,omap3-wdtH1@€
æwd_timer2mcbsp@48074000ti,omap3-mcbspH@ÿùmpuÛ;<�
dcommontxrxt€æmcbsp12 7txrxƒýŠfck +disabledtarget-module@480a0000ti,sysc-omap2ti,syscH
<�H
@H
DùrevsyscsyssƒþŠick+ðH
rng@0
ti,omap2-rng Û4mcbsp@49022000ti,omap3-mcbspI ÿI€ÿ
ùmpusidetoneÛ>?dcommontxrxsidetonetæmcbsp2mcbsp2_sidetone2!"7txrxƒÿŠfckick+okayÓmcbsp@49024000ti,omap3-mcbspI@ÿI ÿ
ùmpusidetoneÛYZdcommontxrxsidetonet€æmcbsp3mcbsp3_sidetone27txrxƒ®Šfckick+okaygdefaultumcbsp@49026000ti,omap3-mcbspI`ÿùmpuÛ67
dcommontxrxt€æmcbsp427txrxƒŠfckƒ +disabledmcbsp@48096000ti,omap3-mcbspH `ÿùmpuÛQR
dcommontxrxt€æmcbsp527txrxƒŠfck +disabledsham@480c3000ti,omap3-shamæshamH0dÛ12E7rx +disabledtarget-module@48318000ti,sysc-omap2-timerti,syscH1€H1€H1€ùrevsyscsyss'ƒ·Šfckick+ðH1€”¨timer@0ti,omap3430-timer€ƒŠfckÛ%³ÂÒNtarget-module@49032000ti,sysc-omap2-timerti,syscI I I ùrevsyscsyss'ƒ¬Šfckick+ðI timer@0ti,omap3430-timerÛ&timer@49034000ti,omap3430-timerI@Û'ætimer3timer@49036000ti,omap3430-timerI`Û(ætimer4timer@49038000ti,omap3430-timerI€Û)ætimer5étimer@4903a000ti,omap3430-timerI Û*ætimer6étimer@4903c000ti,omap3430-timerIÀÛ+ætimer7étimer@4903e000ti,omap3430-timerIàÛ,ætimer8öétimer@49040000ti,omap3430-timerIÛ-ætimer9ötimer@48086000ti,omap3430-timerH`Û.ætimer10ötimer@48088000ti,omap3430-timerH€Û/ætimer11ötarget-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@ùrevsyscsyss'ƒ¶Šfckick+ðH0@timer@0ti,omap3430-timerÛ_³usbhstll@48062000
ti,usbhs-tllH ÛNæusb_tll_hsusbhshost@48064000ti,usbhs-hostH@æusb_host_hs+ð ehci-phyohci@48064400ti,ohci-omap3HDÛLehci@48064800
ti,ehci-omapHHÛM6gpmc@6e000000ti,omap3430-gpmcægpmcnÐÛ27rxtx;G+{‹ð0Ónand@0,0ti,omap2-nandÛYhzswŠ˜$ª$¼ËÞ$ñÿ0+H<�HM6\+x-loader@0 nX-Loaderbootloaders@80000nU-Bootbootloaders_env@260000nU-Boot Env&kernel@280000nKernel(@filesystem@680000nFile Systemh˜target-module@480ab000ti,sysc-omap2ti,syscH
´H
´H
´ùrevsyscsyss6Šfck+ðH
°ƒ•usb@0ti,omap3-musbÛ\]dmcdmat‡Ÿ 6 §usb2-phy<�±2dss@48050000
ti,omap3-dssH +disabled ædss_coreƒ¼Šfck+ðdispc@48050400ti,omap3-dispcHÛ
ædss_dispcƒ¼Šfckencoder@4804fc00
ti,omap3-dsiHüHþ@Hÿ ùprotophypllÛ +disabled ædss_dsi1ƒ¼»Šfcksys_clk+encoder@48050800ti,omap3-rfbiH +disabled ædss_rfbiƒ¼½Šfckickencoder@48050c00ti,omap3-vencH +disabled ædss_vencƒ¹Šfckssi-controller@48058000
ti,omap3-ssiæssi+okayH€HùsysgddÛGdgdd_mpu+ðƒ†
Šssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH H¨ùtxrxÛCDssi-port@4805b000ti,omap3-ssi-portH°H¸ùtxrxÛEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%Ø$+÷,Jÿisp@480bc000
ti,omap3-ispHÀüHØ|Û·“l¾Ùports+bandgap@48002524H%$ti,omap34xx-bandgapÊÓtarget-module@480cb000ti,sysc-omap3430-srti,syscæsmartreflex_coreH°$ùsyscƒ
Šfck+ðH°smartreflex@0ti,omap3-smartreflex-coreÛtarget-module@480c9000ti,sysc-omap3430-srti,syscæsmartreflex_mpu_ivaH$ùsyscƒŠfck+ðHsmartreflex@480c9000ti,omap3-smartreflex-mpu-ivaÛtarget-module@50000000ti,sysc-omap2ti,syscPùrevƒèŠfckick+ðPgpu@0#ti,omap3430-gpuimg,powervr-sgx530Ûopp-tableoperating-points-v2-ti-cpu“Óopp-125000000àsY@çà˜à˜à˜õÿÿÿÿopp-250000000àæ²€çg8g8g8õÿÿÿÿopp-500000000àÍeçO€O€O€õÿÿÿÿopp-550000000à ÈU€çtxtxtxõÿÿÿÿopp-600000000à#ÃFç™p™p™põÿÿÿÿopp-720000000à*êTç™p™p™põÿÿÿÿthermal-zonescpu-thermalú3èAN Ntripscpu_alert^8€jÐzpassiveÓcpu_crit^_jÐ zcriticalcooling-mapsmap0uzÿÿÿÿÿÿÿÿmemory@80000000smemory€hsusb2_power_regregulator-fixedšhsusb2_vbus©2Z Á2Z ‰úŽpÓhsusb2-phy-pinsusb-nop-xceivŸ«AÓsoundti,omap-twl4030¶omap3beagle¿regulator-mmc2-sdio-poweronregulator-fixedšregulator-mmc2-sdio-poweron©0°Á0°‰Ž'Óügpio_poweroffgdefaultugpio-poweroff compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskstatusdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbsp