Ð
þí£ö8™\(
š™$Kgoogle,veyron-brain-rev0google,veyron-braingoogle,veyronrockchip,rk3288&
7Google Brainaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000ê/mmc@ff0f0000arm-pmuarm,cortex-a12-pmu0ï—˜™šúcpus
rockchip,rk3066-smpcpu@500(cpuarm,cortex-a1248?Sbœ@pwr‘ cpu@501(cpuarm,cortex-a1248?Sbœ@pwrcpu@502(cpuarm,cortex-a1248?Sbœ@pwrcpu@503(cpuarm,cortex-a1248?Sbœ@pwropp-table-0operating-points-v2¥opp-126000000°‚›€·
» opp-216000000°ßæ·
» opp-408000000°Q–·
» opp-600000000°#ÃF·
» opp-696000000°)|·~ðopp-816000000°0£,·B@opp-1008000000°<Ü·opp-1200000000°G†Œ·Èàopp-1416000000°Tfr·O€opp-1512000000°ZJ·Ðopp-1608000000°_Ø"·Ö opp-1704000000°eú·™popp-1800000000°kIÒ·\Àreserved-memoryÅdma-unusable@fe0000004þoscillatorfixed-clockÌn6Üxin24mï
timerarm,armv7-timerü0ï
Ìn6 timer@ff810000rockchip,rk3288-timer4ÿ ïHpa
7pclktimerdisplay-subsystemrockchip,display-subsystemCmmc@ff0c0000rockchip,rk3288-dw-mshcIðÑ€ pÈDrv7biuciuciu-driveciu-sampleWï 4ÿ@8€breset ndisabledmmc@ff0d0000rockchip,rk3288-dw-mshcIðÑ€ pÉEsw7biuciuciu-driveciu-sampleWï!4ÿ
@8bresetnokayu³
¾ÌdefaultÚäñþ%mmc@ff0e0000rockchip,rk3288-dw-mshcIðÑ€ pÊFtx7biuciuciu-driveciu-sampleWï"4ÿ@8‚breset ndisabledmmc@ff0f0000rockchip,rk3288-dw-mshcIðÑ€ pËGuy7biuciuciu-driveciu-sampleWï#4ÿ@8ƒbresetnokayu2Džbm³¾ÌdefaultÚsaradc@ff100000rockchip,saradc4ÿï$|pI[7saradcapb_pclk8Wbsaradc-apb ndisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spipAR7spiclkapb_pclkŽ“txrxï,ÌdefaultÚ4ÿ ndisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spipBS7spiclkapb_pclkŽ
“txrxï-ÌdefaultÚ4ÿ ndisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spipCT7spiclkapb_pclkŽ“txrxï.ÌdefaultÚ !"#4ÿnokayflash@0jedec,spi-nor°úð€4i2c@ff140000rockchip,rk3288-i2c4ÿï>7i2cpMÌdefaultÚ$nokayÌ€Â2Údtpm@20infineon,slb9645tt4 ñi2c@ff150000rockchip,rk3288-i2c4ÿï?7i2cpOÌdefaultÚ% ndisabledi2c@ff160000rockchip,rk3288-i2c4ÿï@7i2cpPÌdefaultÚ&nokayÌ€Â2Ú,i2c@ff170000rockchip,rk3288-i2c4ÿïA7i2cpQÌdefaultÚ' ndisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï7 pMU7baudclkapb_pclkŽ“txrxÌdefaultÚ()*nokaybluetoothÌdefaultÚ+,-brcm,bcm43540-bt .2.A.U-ÆÀ_serial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï8 pNV7baudclkapb_pclkŽ“txrxÌdefaultÚ/nokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿiï9 pOW7baudclkapb_pclkÌdefaultÚ0nokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï: pPX7baudclkapb_pclkŽ“txrxÌdefaultÚ1 ndisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï; pQY7baudclkapb_pclkŽ
“txrxÌdefaultÚ2 ndisableddma-controller@ff250000arm,pl330arm,primecell4ÿ%@ïvœp 7apb_pclkthermal-zonesreserve-thermal³èɈ×3cpu-thermal³dɈ×3tripscpu_alert0çpóÐ/passive4cpu_alert1ç$øóÐ/passive5cpu_critç† óÐ /criticalcooling-mapsmap0þ40ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1þ50ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal³dɈ×3tripsgpu_alert0ç4óÐ/passive6gpu_critç† óÐ /criticalcooling-mapsmap0þ67ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc4ÿ(ï%pHZ7tsadcapb_pclk8Ÿ
btsadc-apbÌinitdefaultsleepÚ898&<�:IèHnokay`w3ethernet@ff290000rockchip,rk3288-gmac4ÿ)ï’macirqeth_wake_irq<�:8p—fgc˜Ä]M7stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac8B
bstmmaceth ndisabledusb@ff500000
generic-ehci4ÿPïp¢;§usbnokay±usb@ff520000
generic-ohci4ÿRï)p¢;§usb ndisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc24ÿTïpÃ7otgÇhost¢<� §usb2-phyÏnokayæusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc24ÿXïpÁ7otgÇhostý€€@@ ¢= §usb2-phynokay-z==æusb@ff5c0000
generic-ehci4ÿ\ïpÄ ndisableddma-controller@ff600000arm,pl330arm,primecell4ÿ`@ïvœpÁ 7apb_pclk ndisabledi2c@ff650000rockchip,rk3288-i2c4ÿeï<�7i2cpLÌdefaultÚ>nokayÌ€Â2Údpmic@1brockchip,rk8084Üxin32kwifibt_32kin&?ïÌdefaultÚ@ABTu§³¿ËØCåDD„regulatorsDCDC_REG1ïvdd_armþ$q°<� Tq regulator-state-memiDCDC_REG2ïvdd_gpuþ$5<�ÐTquregulator-state-memiDCDC_REG3ïvcc135_ddrþregulator-state-mem‚DCDC_REG4ïvcc_18þ$w@<�w@regulator-state-mem‚šw@LDO_REG3ïvdd_10þ$B@<�B@regulator-state-mem‚šB@LDO_REG7
ïvdd10_lcdþ$B@<�B@¶regulator-state-memiSWITCH_REG1
ïvcc33_lcdþXregulator-state-memiSWITCH_REG2þïvcc18_hdmi¶i2c@ff660000rockchip,rk3288-i2c4ÿfï=7i2cpNÌdefaultÚEnokay̆ Â2Ú pwm@ff680000rockchip,rk3288-pwm4ÿhÕÌdefaultÚFp_ ndisabledpwm@ff680010rockchip,rk3288-pwm4ÿhÕÌdefaultÚGp_nokayˆpwm@ff680020rockchip,rk3288-pwm4ÿh ÕÌdefaultÚHp_ ndisabledpwm@ff680030rockchip,rk3288-pwm4ÿh0ÕÌdefaultÚIp_ ndisabledsram@ff700000
mmio-sram4ÿp€Åÿp€smp-sram@0rockchip,rk3066-smp-sram4sram@ff720000#rockchip,rk3288-pmu-srammmio-sram4ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd4ÿspower-controller!rockchip,rk3288-power-controllerà-h=
\power-domain@94 ÈpÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$ôJKLMNOPQRàpower-domain@114pÏopôSTàpower-domain@124pÐÜôUàpower-domain@134
pÀôVWàreboot-modesyscon-reboot-modeû”RBÃRBÃRBÃ ,RBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon4ÿtclock-controller@ff760000rockchip,rk3288-cru4ÿvp
7xin24m<�:ï8H-ÑÝjÒÞk$E#g¸€×„Íeá£ðÑ€xhÀá£ðÑ€xhÀsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd4ÿw:edp-phyrockchip,rk3288-dp-phyph724mZ ndisabledlio-domains"rockchip,rk3288-io-voltage-domainnokayeCozˆC˜C¦X²usbphyrockchip,rk3288-usb-phynokayusb-phy@320Z4 p]7phyclkï8…
bphy-reset=usb-phy@334Z44p^7phyclkï8ˆ
bphy-reset;usb-phy@348Z4Hp_7phyclkï8‹
bphy-reset<�watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt4ÿ€ppïOnokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif4ÿ‹¾pTÐ
7mclkhclkŽY“txï6ÌdefaultÚZ<�: ndisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s4ÿ‰¾ï5pRÎ7i2s_clki2s_hclkŽYY“txrxÌdefaultÚ[Ïê ndisabledcrypto@ff8a0000rockchip,rk3288-crypto4ÿŠ@ï0 pÇÍ}Á7aclkhclksclkapb_pclk8®bcrypto-rstiommu@ff900800rockchip,iommu4ÿ@ïpÊÔ7aclkiface ndisablediommu@ff914000rockchip,iommu 4ÿ‘@ÿ‘PïpÍÕ7aclkiface ndisabledrga@ff920000rockchip,rk3288-rga4ÿ’€ïpÈÖj7aclkhclksclk ,\ 8ilm
bcoreaxiahbvop@ff930000rockchip,rk3288-vop 4ÿ“œÿ“ïpžÑ7aclk_vopdclk_vophclk_vop ,\ 8def
baxiahbdclk :]nokayportendpoint@04 A^qendpoint@14 A_mendpoint@24 A`gendpoint@34 Aajiommu@ff930300rockchip,iommu4ÿ“ïpÅÑ7aclkiface ,\ nokay]vop@ff940000rockchip,rk3288-vop 4ÿ”œÿ”ïpÆ¿Ò7aclk_vopdclk_vophclk_vop ,\ 8°±²
baxiahbdclk :b ndisabledportendpoint@04 Acrendpoint@14 Adnendpoint@24 Aehendpoint@34 Afkiommu@ff940300rockchip,iommu4ÿ”ïpÆÒ7aclkiface ,\ ndisabledbdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi4ÿ–@ïp~d 7refpclk ,\ <�: ndisabledportsport@04endpoint@04 Ag`endpoint@14 Aheport@14lvds@ff96c000rockchip,rk3288-lvds4ÿ–À@pg
7pclk_lvdsÌlcdcÚi ,\ <�: ndisabledportsport@04endpoint@04 Ajaendpoint@14 Akfport@14dp@ff970000rockchip,rk3288-dp4ÿ—@ïbpic7dppclk¢l§dp ,\ 8obdp<�: ndisabledportsport@04endpoint@04 Am_endpoint@14 Andport@14hdmi@ff980000rockchip,rk3288-dw-hdmi4ÿ˜ïgphmn7iahbisfrcec ,\ <�:¾nokayÌdefaultunwedgeÚopportsport@04endpoint@04 Aq^endpoint@14 Arcport@14video-codec@ff9a0000rockchip,rk3288-vpu4ÿšï
’vepuvdpupÐÜ
7aclkhclk :s ,\iommu@ff9a0800rockchip,iommu4ÿšïpÐÜ7aclkiface ,\siommu@ff9c0440rockchip,iommu 4ÿœ@@ÿœ€@ïopÏÛ7aclkiface ndisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t7604ÿ£$ï’jobmmugpupÀ?tS ,\
nokay Qu7opp-table-1operating-points-v2topp-100000000°õá·~ðopp-200000000°ë·~ðopp-300000000°á£·B@opp-400000000°×„·Èàopp-600000000°#ÃF·Ðqos@ffaa0000rockchip,rk3288-qossyscon4ÿª Vqos@ffaa0080rockchip,rk3288-qossyscon4ÿª€ Wqos@ffad0000rockchip,rk3288-qossyscon4ÿ Kqos@ffad0100rockchip,rk3288-qossyscon4ÿ Lqos@ffad0180rockchip,rk3288-qossyscon4ÿ€ Mqos@ffad0400rockchip,rk3288-qossyscon4ÿ Nqos@ffad0480rockchip,rk3288-qossyscon4ÿ€ Oqos@ffad0500rockchip,rk3288-qossyscon4ÿ Jqos@ffad0800rockchip,rk3288-qossyscon4ÿ Pqos@ffad0880rockchip,rk3288-qossyscon4ÿ€ Qqos@ffad0900rockchip,rk3288-qossyscon4ÿ Rqos@ffae0000rockchip,rk3288-qossyscon4ÿ® Uqos@ffaf0000rockchip,rk3288-qossyscon4ÿ¯ Sqos@ffaf0080rockchip,rk3288-qossyscon4ÿ¯€ Tdma-controller@ffb20000arm,pl330arm,primecell4ÿ²@ïvœpÁ 7apb_pclkYefuse@ffb40000rockchip,rk3288-efuse4ÿ´ pq7pclk_efusecpu-id@74cpu_leakage@174interrupt-controller@ffc01000arm,gic-400 ] r@4ÿÀÿÀ ÿÀ@ ÿÀ` ï pinctrlrockchip,rk3288-pinctrl<�:ÅÌdefaultÚvwxgpio@ff750000rockchip,gpio-bank4ÿuïQp@ ƒ “ ] r?gpio@ff780000rockchip,gpio-bank4ÿxïRpA ƒ “ ] rgpio@ff790000rockchip,gpio-bank4ÿyïSpB ƒ “ ] rƒgpio@ff7a0000rockchip,gpio-bank4ÿzïTpC ƒ “ ] rgpio@ff7b0000rockchip,gpio-bank4ÿ{ïUpD ƒ “ ] r.gpio@ff7c0000rockchip,gpio-bank4ÿ|ïVpE ƒ “ ] rgpio@ff7d0000rockchip,gpio-bank4ÿ}ïWpF ƒ “ ] rgpio@ff7e0000rockchip,gpio-bank4ÿ~ïXpG ƒ “ ] rDgpio@ff7f0000rockchip,gpio-bank4ÿïYpH ƒ “ ] rhdmihdmi-cec-c0 Ÿyhdmi-cec-c7 Ÿyhdmi-ddc Ÿyyohdmi-ddc-unwedge Ÿzypvcc50-hdmi-en Ÿy‡pcfg-output-low zpcfg-pull-up ¸{pcfg-pull-down Å|pcfg-pull-none Ôypcfg-pull-none-12ma Ô ásuspendglobal-pwroff Ÿyxddrio-pwroff Ÿywddr0-retention Ÿ{vddr1-retention Ÿ{edpedp-hpd Ÿ|i2c0i2c0-xfer Ÿyy>i2c1i2c1-xfer Ÿyy$i2c2i2c2-xfer Ÿ y
yEi2c3i2c3-xfer Ÿyy%i2c4i2c4-xfer Ÿyy&i2c5i2c5-xfer Ÿyy'i2s0i2s0-bus` Ÿyyyyyy[lcdclcdc-ctl@ Ÿyyyyisdmmcsdmmc-clk Ÿysdmmc-cmd Ÿ{sdmmc-cd Ÿ{sdmmc-bus1 Ÿ{sdmmc-bus4@ Ÿ{{{{sdio0sdio0-bus1 Ÿ{sdio0-bus4@ Ÿ}}}}sdio0-cmd Ÿ}sdio0-clk Ÿ}sdio0-cd Ÿ{sdio0-wp Ÿ{sdio0-pwr Ÿ{sdio0-bkpwr Ÿ{sdio0-int Ÿ{wifienable-h Ÿy…bt-enable-l Ÿy,bt-host-wake Ÿ|bt-host-wake-l Ÿy+bt-dev-wake-sleep Ÿzbt-dev-wake-awake Ÿ~bt-dev-wake Ÿy-sdio1sdio1-bus1 Ÿ{sdio1-bus4@ Ÿ{{{{sdio1-cd Ÿ{sdio1-wp Ÿ{sdio1-bkpwr Ÿ{sdio1-int Ÿ{sdio1-cmd Ÿ{sdio1-clk Ÿysdio1-pwr Ÿ {emmcemmc-clk Ÿ}emmc-cmd Ÿ}emmc-pwr Ÿ {emmc-bus1 Ÿ{emmc-bus4@ Ÿ{{{{emmc-bus8€ Ÿ}}}}}}}}emmc-reset Ÿ y‚spi0spi0-clk Ÿ{spi0-cs0 Ÿ
{spi0-tx Ÿ{spi0-rx Ÿ{spi0-cs1 Ÿ{spi1spi1-clk Ÿ{spi1-cs0 Ÿ
{spi1-rx Ÿ{spi1-tx Ÿ{spi2spi2-cs1 Ÿ{spi2-clk Ÿ{ spi2-cs0 Ÿ{#spi2-rx Ÿ{"spi2-tx Ÿ {!uart0uart0-xfer Ÿ{y(uart0-cts Ÿ{)uart0-rts Ÿy*uart1uart1-xfer Ÿ{ y/uart1-cts Ÿ
{uart1-rts Ÿyuart2uart2-xfer Ÿ{y0uart3uart3-xfer Ÿ{y1uart3-cts Ÿ {uart3-rts Ÿ
yuart4uart4-xfer Ÿ{y2uart4-cts Ÿ{uart4-rts Ÿ
ytsadcotp-pin Ÿ
y8otp-out Ÿ
y9pwm0pwm0-pin ŸyFpwm1pwm1-pin ŸyGpwm2pwm2-pin ŸyHpwm3pwm3-pin ŸyIgmacrgmii-pinsð Ÿyyyyyyy yyrmii-pins Ÿyyyyyyyyyyspdifspdif-tx ŸyZpcfg-pull-none-drv-8ma Ô á}pcfg-pull-up-drv-8ma ¸ ápcfg-output-high ð~buttonspwr-key-l Ÿ{€pmicpmic-int-l Ÿ{@dvs-1 Ÿ|Advs-2 Ÿ|Brebootap-warm-reset-h Ÿ
yrecovery-switchrec-mode-l Ÿ {tpmtpm-int-h Ÿywrite-protectfw-wp-ap Ÿyusb-hostusb2-pwr-en Ÿy‰chosen üserial2:115200n8memory(memory4€power-button
gpio-keysÌdefaultÚ€key-power
Power,?
t
dugpio-restart
gpio-restart,?
ÌdefaultÚ
+Èemmc-pwrseqmmc-pwrseq-emmcÚ‚Ìdefault
4ƒ sdio-pwrseqmmc-pwrseq-simplep„
7ext_clockÌdefaultÚ…
4.
vcc-5vregulator-fixedïvcc_5vþ$LK@<�LK@†vcc33-sysregulator-fixed
ïvcc33_sysþ$2Z <�2Z
@†vcc50-hdmiregulator-fixedïvcc50_hdmiþ
@†
K
^DÌdefaultÚ‡vdd-logicpwm-regulator
ïvdd_logic
cˆÊ
h
s{
‡”þ$~ð<�™pT vcc33_ioregulator-fixed ïvcc33_ioþ
@Cvcc5-host2-regulatorregulator-fixed
K
^?ÌdefaultÚ‰ïvcc5_host2þ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplycap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltregulator-suspend-mem-disabled#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unit