Ð þí\ˆ8W0(XVø ,Xunlong Orange Pi Zero.2xunlong,orangepi-zeroallwinner,sun8i-h2-pluschosen =Dserial0:115200n8framebuffer-hdmi02allwinner,simple-framebuffersimple-framebufferPmixer0-lcd0-hdmicfo jdisabledframebuffer-tve02allwinner,simple-framebuffersimple-framebufferPmixer1-lcd1-tvecg jdisabledclocks =osc24M-clkq 2fixed-clock~n6ŽÃPosc24M°osc32k-clkq 2fixed-clock~€ŽÃP ext_osc32k°"display-engine"2allwinner,sun8i-h3-display-engine¸ jdisabledsoc 2simple-bus Ì=clock@1000000×c0eÛbusmodç"qî2allwinner,sun8i-h3-de2-clk°mixer@11000002allwinner,sun8i-h3-de2-mixer-0×cÛbusmodç°ports port@1×endpointû°dma-controller@1c020002allwinner,sun8i-h3-dma×À   2cç°lcd-controller@1c0c00082allwinner,sun8i-h3-tcon-tvallwinner,sun8i-a83t-tcon-tv×ÀÀ  Vc*f Ûahbtcon-ch1ç!lcdports port@0×endpointû°port@1 ×endpoint@1×û°!mmc@1c0f000×Àð-default;ç!ahb  <�jokay 2allwinner,sun7i-a20-mmc cGIHÛahbmmcoutputsampleE Q[ mmc@1c10000×Á-default; ç!ahb  =jokay 2allwinner,sun7i-a20-mmc cJLKÛahbmmcoutputsampleE d Qowifi@1×mmc@1c11000×Áç !ahb  > jdisabled 2allwinner,sun7i-a20-mmc cMONÛahbmmcoutputsampleeeprom@1c14000×Á@ 2allwinner,sun8i-h3-sidthermal-sensor-calibration@34×4°*mailbox@1c1700052allwinner,sun8i-h3-msgboxallwinner,sun6i-a31-msgbox×Ápc2ç$  1}usb@1c190002allwinner,sun8i-h3-musb×Ác ç  G‰mc™žusb¨ ¯peripheraljokayphy@1c194002allwinner,sun8i-h3-usb-phy(×Á”,Á¨Á¸ÁÈÁØ·phy_ctrlpmu0pmu1pmu2pmu3 cXYZ[$Ûusb0_phyusb1_phyusb2_phyusb3_phy ç,!usb0_resetusb1_resetusb2_resetusb3_resetjokayÁÌ  °usb@1c1a000%2allwinner,sun8i-h3-ehcigeneric-ehci×Á   Hc!%癞usbjokayusb@1c1a400%2allwinner,sun8i-h3-ohcigeneric-ohci×Á¤  Ic!%\癞usbjokayusb@1c1b000%2allwinner,sun8i-h3-ehcigeneric-ehci×Á°  Jc"&癞usbjokayusb@1c1b400%2allwinner,sun8i-h3-ohcigeneric-ohci×Á´  Kc"&]癞usbjokayusb@1c1c000%2allwinner,sun8i-h3-ehcigeneric-ehci×ÁÀ  Lc#'癞usb jdisabledusb@1c1c400%2allwinner,sun8i-h3-ohcigeneric-ohci×ÁÄ  Mc#'^癞usb jdisabledusb@1c1d000%2allwinner,sun8i-h3-ehcigeneric-ehci×ÁÐ  Nc$(癞usb jdisabledusb@1c1d400%2allwinner,sun8i-h3-ohcigeneric-ohci×ÁÔ  Oc$(_癞usb jdisabledclock@1c20000× c Ûhoscloscqî2allwinner,sun8i-h3-ccu°pinctrl@1c20800× c6ÛapbhoscloscÞîú2allwinner,sun8i-h3-pinctrl° csi-pins. PE0PE2PE3PE4PE5PE6PE7PE8PE9PE10PE11%csi°emac-rgmii-pinsB PD0PD1PD2PD3PD4PD5PD7PD8PD9PD10PD12PD13PD15PD16PD17%emac.(i2c0-pins  PA11PA12%i2c0°i2c1-pins  PA18PA19%i2c1°i2c2-pins  PE12PE13%i2c2°mmc0-pins PF0PF1PF2PF3PF4PF5%mmc0.=°mmc1-pins PG0PG1PG2PG3PG4PG5%mmc1.=° mmc2-8bit-pins3 PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC16%mmc2.=spdif-tx-pin PA17%spdifspi0-pins PC0PC1PC2PC3%spi0°spi1-pins PA15PA16PA14PA13%spi1°uart0-pa-pins PA4PA5%uart0°uart1-pins PG6PG7%uart1°uart1-rts-cts-pins PG8PG9%uart1uart2-pins PA0PA1%uart2°uart2-rts-cts-pins PA2PA3%uart2uart3-pins  PA13PA14%uart3uart3-rts-cts-pins  PA15PA16%uart3timer@1c20c002allwinner,sun8i-a23-timer×   cethernet@1c300002allwinner,sun8i-h3-emacJ×à  R‰macirqç  !stmmacethc ÛstmmacethjokayQ\miiemdio 2snps,dwmac-mdio°mdio-mux2allwinner,sun8i-h3-mdio-mux mdio@1!2allwinner,sun8i-h3-mdio-internal× ethernet-phy@12ethernet-phy-ieee802.3-c22×cCç'°mdio@2× dram-controller@1c62000×Æ Æ0 ·mbusdramcq`Ûmbusdrambus  Ì@À2allwinner,sun8i-h3-mbus°'spi@1c680002allwinner,sun8i-h3-spi×Æ€  AcRÛahbmod£¨rxtx-default;ç jdisabled flash@0 2mxicy,mx25l1606ejedec,spi-norײbZspi@1c690002allwinner,sun8i-h3-spi×Ɛ  BcSÛahbmod£¨rxtx-default;ç jdisabled watchdog@1c20ca02allwinner,sun6i-a31-wdt×     cspdif@1c21000Ä2allwinner,sun8i-h3-spdif×  c5Wç) Ûapbspdif£¨tx jdisabledpwm@1c214002allwinner,sun8i-h3-pwm×ÂcÕ jdisabledi2s@1c22000Ä2allwinner,sun8i-h3-i2s×   c8TÛapbmod£ç+¨rxtx jdisabledi2s@1c22400Ä2allwinner,sun8i-h3-i2s×Â$  c9UÛapbmod£ç,¨rxtx jdisabledi2s@1c22800Ä2allwinner,sun8i-h3-i2s×Â(  c:VÛapbmod£ç-¨tx jdisabledcodec@1c22c00Ä2allwinner,sun8i-h3-codec×Â,  c4m Ûapbcodecç(£¨rxtxà jdisabledserial@1c280002snps,dw-apb-uart×€   c>ç1£¨txrxjokay-default;serial@1c284002snps,dw-apb-uartׄ   c?ç2£¨txrx jdisabled-default;serial@1c288002snps,dw-apb-uart׈   c@ç3£¨txrx jdisabled-default;serial@1c28c002snps,dw-apb-uart×ÂŒ   cAç4£  ¨txrx jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c׬  c;ç.-default; jdisabled i2c@1c2b0002allwinner,sun6i-a31-i2c×°  c<�ç/-default; jdisabled i2c@1c2b4002allwinner,sun6i-a31-i2c×´  c=ç0-default; jdisabled interrupt-controller@1c81000 2arm,gic-400 ×ÈÈ È@ È` ú   °camera@1cb00002allwinner,sun8i-h3-csi×Ë  Tc-jb Ûbusmodramç-default; jdisabledhdmi@1ee000082allwinner,sun8i-h3-dw-hdmiallwinner,sun8i-a83t-dw-hdmi×î   X c/poÛiahbisfrtmdscecç!!ctrl™ žphy jdisabledports port@0×endpointû!°port@1×hdmi-phy@1ef00002allwinner,sun8i-h3-hdmi-phy×ïc/pÛbusmodpll-0ç !phyÁ° rtc@1f00000×ð ()osc32kosc32k-outioscc"q2allwinner,sun8i-h3-rtc°interrupt-controller@1f00c0052allwinner,sun8i-h3-r-intcallwinner,sun6i-a31-r-intcú×ð   °clock@1f014002allwinner,sun8i-h3-r-ccu×ðc Ûhoscloscioscpll-periphqî°#codec-analog@1f015c0 2allwinner,sun8i-h3-codec-analog×ðÀ°ir@1f020002allwinner,sun6i-a31-irc## Ûapbirç#  %×ð  jdisabledi2c@1f024002allwinner,sun6i-a31-i2c×ð$  ,-default;$c# ç# jdisabled serial@1f028002snps,dw-apb-uart×ð(  & c#ç#-default;% jdisabledpinctrl@1f02c002allwinner,sun8i-h3-r-pinctrl×ð,  -c#ÛapbhoscloscÞîú°3r-ir-rx-pin PL11 %s_cir_rxr-i2c-pins PL0PL1%s_i2c°$r-pwm-pin PL10%s_pwm°&r-uart-pins PL2PL3%s_uart°%pwm@1f038002allwinner,sun8i-h3-pwm×ð8-default;&cÕ jdisableddeinterlace@14000002allwinner,sun8i-h3-deinterlace×@c,hc Ûbusmodramç  ]' %dma-memsystem-control@1c00000"2allwinner,sun8i-h3-system-control×À =°sram@1d00000 2mmio-sram×Ð  =Ðsram-section@072allwinner,sun8i-h3-sram-c1allwinner,sun4i-a10-sram-c1×°(video-codec@1c0e000 2allwinner,sun8i-h3-video-engine×Ààc)la Ûahbmodramç  :8(crypto@1c150002allwinner,sun8i-h3-crypto×ÁP  ^cQÛbusmodçgpu@1c40000%2allwinner,sun8i-h3-maliarm,mali-400×ÄT abcdfge#‰gpgpmmupp0ppmmu0pp1ppmmu1pmuc1r Ûbuscoreç#G)thermal-sensor@1c250002allwinner,sun8i-h3-ths×ÂP  ç*c7EÛbusmod[* gcalibrationx°1opp-table-cpu2operating-points-v2Ž°+opp-648000000™&Ÿ²  Þ€Þ€Ö ®¹°opp-816000000™0£,  ÈàÈàÖ ®¹°opp-1008000000™<Ü  O€O€Ö ®¹°cpus cpu@02arm,cortex-a7¿cpu×cÛcpuG+ËÚ,°-cpu@12arm,cortex-a7¿cpu×cÛcpuG+Ë°.cpu@22arm,cortex-a7¿cpu×cÛcpuG+Ë°/cpu@32arm,cortex-a7¿cpu×cÛcpuG+Ë°0opp-table-gpu2operating-points-v2°)opp-120000000™'opp-312000000™˜¾opp-432000000™¿Ìopp-576000000™"Upmu2arm,cortex-a7-pmu0 xyz{å-./0timer2arm,armv7-timer0    thermal-zonescpu-thermalø1tripscpu-hot,8€8ÐÆpassive°2cpu-very-hot,† 8 Æcriticalcooling-mapscpu-hot-limitC20H-ÿÿÿÿÿÿÿÿ.ÿÿÿÿÿÿÿÿ/ÿÿÿÿÿÿÿÿ0ÿÿÿÿÿÿÿÿahci-5v2regulator-fixedWahci-5vfLK@~LK@–¨»  jdisabledusb0-vbus2regulator-fixed Wusb0-vbusfLK@~LK@¨»   jdisabledusb1-vbus2regulator-fixed Wusb1-vbusfLK@~LK@–¨»  jdisabledusb2-vbus2regulator-fixed Wusb2-vbusfLK@~LK@–¨»  jdisabledvcc3v02regulator-fixedWvcc3v0f-ÆÀ~-ÆÀvcc3v32regulator-fixedWvcc3v3f2Z ~2Z ° vcc5v02regulator-fixedWvcc5v0fLK@~LK@aliasesÀ/soc/serial@1c28000È/soc/ethernet@1c30000Ò/soc/mmc@1c10000/wifi@1leds 2gpio-ledspwr_ledÜorangepi:green:pwr^3 âonstatus_ledÜorangepi:red:status^ reg-vcc-wifi2regulator-fixedf2Z ~2Z  Wvcc-wifi¨» ° vdd-cpux-regulator2regulator-gpio Wvdd-cpuxðvoltage–ÿfÈà~Ö 2^3¨(.ÈàÖ °,pwrseq2mmc-pwrseq-simple53AÈ°  interrupt-parent#address-cells#size-cellsmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatus#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandleallwinner,pipelinesdma-rangesregclock-namesresets#reset-cellsremote-endpointinterrupts#dma-cellsreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosmmc-pwrseqnon-removable#mbox-cellsinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upsysconphy-handlephy-modeallwinner,leds-active-lowmdio-parent-bus#interconnect-cellsdmasdma-namesspi-max-frequency#sound-dai-cells#pwm-cellsallwinner,codec-analog-controlsreg-shiftreg-io-widthinterconnectsinterconnect-namesallwinner,sramoperating-points-v2nvmem-cellsnvmem-cell-names#thermal-sensor-cellsopp-sharedopp-hzopp-microvoltclock-latency-nsdevice_type#cooling-cellscpu-supplyinterrupt-affinitypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpioserial0ethernet0ethernet1labeldefault-stateregulator-typeregulator-always-onregulator-ramp-delaygpios-statesreset-gpiospost-power-on-delay-ms