Ð
þílå8gP(•g ,Olimex A20-SOM204-EVB-eMMC62olimex,a20-olimex-som204-evb-emmcallwinner,sun7i-a20aliases=/soc/ethernet@1c50000G/soc/serial@1c28000O/soc/serial@1c29000W/soc/serial@1c29c00_/soc/spi@1c06000d/soc/spi@1c17000i/soc/mmc@1c12000/wifi@1chosen szserial0:115200n8framebuffer-lcd0-hdmi02allwinner,simple-framebuffersimple-framebuffer†de_be0-lcd0-hdmi8™8<�>›Œ¤ disabledframebuffer-lcd002allwinner,simple-framebuffersimple-framebuffer†de_be0-lcd0(™8>•Œ disabledframebuffer-lcd0-tve002allwinner,simple-framebuffersimple-framebuffer†de_be0-lcd0-tve08™68>›‡Œ disabledcpus cpu@02arm,cortex-a7§cpu³™·¹°8Ŧ\À
ê€\À
/Ö
ü€O€€ÈàÂÀB@2€B@Öåðcpu@12arm,cortex-a7§cpu³™·¹°8Ŧ\À
ê€\À
/Ö
ü€O€€ÈàÂÀB@2€B@Öðthermal-zonescpu-thermaløúècooling-mapsmap0,1ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtripscpu-alert0@$øLЮpassiveðcpu-crit@† LÐ ®criticalreserved-memory sdefault-pool2shared-dma-poolW\@irtimer2arm,armv7-timer0„
pmu2arm,cortex-a7-pmu„xyclocks sclk-24M2fixed-clockœn6¬osc24Mð*clk-32k2fixed-clockœ€¬osc32kð+clk-mii-phy-tx2fixed-clockœ}x@¬mii_phy_txðclk-gmac-int-tx2fixed-clockœsY@¬gmac_int_txð clk@1c201642allwinner,sun7i-a20-gmac-clk³Âd™ ¬gmac_txð8display-engine#2allwinner,sun7i-a20-display-engine¿
okaysoc2simple-bus ssystem-control@1c00000F2allwinner,sun7i-a20-system-controlallwinner,sun4i-a10-system-control³À0 ssram@0
2mmio-sram³À sÀsram-section@8000>2allwinner,sun7i-a20-sram-a3-a4allwinner,sun4i-a10-sram-a3-a4³€@ disabledðsram@10000
2mmio-sram³ ssram-section@062allwinner,sun7i-a20-sram-dallwinner,sun4i-a10-sram-d³ okayðsram@1d00000
2mmio-sram³Ð
sÐ
sram-section@082allwinner,sun7i-a20-sram-c1allwinner,sun4i-a10-sram-c1³ðinterrupt-controller@1c000302allwinner,sun7i-a20-sc-nmiÓè³À0„ð3dma-controller@1c020002allwinner,sun4i-a10-dma³À „™ ùðnand-controller@1c030002allwinner,sun4i-a10-nand³À0„%™'`ahbmodrxtx disabled spi@1c050002allwinner,sun4i-a10-spi³ÀP„
™,pahbmodrxtx disabled spi@1c060002allwinner,sun4i-a10-spi³À`„™-qahbmod rxtx okay &default4
csi@1c090002allwinner,sun7i-a20-csi0³À„*™:—ƒbusispram> disabledethernet@1c0b0002allwinner,sun4i-a10-emac³À°„7™*E disabledmdio@1c0b0802allwinner,sun4i-a10-mdio³À°€ disabled lcd-controller@1c0c00032allwinner,sun7i-a20-tcon0allwinner,sun7i-a20-tcon³ÀÀ„,> Tlcdlvds™8•›ahbtcon-ch0tcon-ch1¬tcon0-pixel-clockports port@0 ³endpoint@0³`ðEendpoint@1³`ðAport@1 ³endpoint@1³`pð$lcd-controller@1c0d00032allwinner,sun7i-a20-tcon1allwinner,sun7i-a20-tcon³ÀЄ->
Tlcd™9–ahbtcon-ch0tcon-ch1¬tcon1-pixel-clockports port@0 ³endpoint@0³`ðFendpoint@1³`ðBport@1 ³endpoint@1³`pð%video-codec@1c0e000!2allwinner,sun7i-a20-video-engine³Àà™4¡‚ahbmodram>„5Emmc@1c0f0002allwinner,sun7i-a20-mmc³Àð ™"bcdahbmmcoutputsample„ &default4 okay ‡“mmc@1c100002allwinner,sun7i-a20-mmc³Á ™#efgahbmmcoutputsample„! disabled mmc@1c110002allwinner,sun7i-a20-mmc³Á ™$hijahbmmcoutputsample„"&default4 okay ‡¦“±emmc@0³ 2mmc-card¿mmc@1c120002allwinner,sun7i-a20-mmc³Á ™%klmahbmmcoutputsample„#&default4 okay ‡¦“±wifi@1³usb@1c130002allwinner,sun4i-a10-musb³Á0™„&ÊmcÚßusbéEðotg okayphy@1c13400ø2allwinner,sun7i-a20-usb-phy³Á4ÁHÁÈphy_ctrlpmu1pmu2™}usb_phy>!Tusb0_resetusb1_resetusb2_reset okay
3 J!["l#ðusb@1c14000&2allwinner,sun7i-a20-ehcigeneric-ehci³Á@„'™Úßusb okayusb@1c14400&2allwinner,sun7i-a20-ohcigeneric-ohci³ÁD„@™{Úßusb okaycrypto-engine@1c1500062allwinner,sun7i-a20-cryptoallwinner,sun4i-a10-crypto³ÁP„V™oahbmodhdmi@1c1600032allwinner,sun7i-a20-hdmiallwinner,sun5i-a10s-hdmi³Á`„: ™<�¤ ahbmodpll-0pll-1$ddc-txddc-rxaudio-tx okayports port@0 ³endpoint@0³`$ðendpoint@1³`%ðport@1³endpoint`&ðGspi@1c170002allwinner,sun4i-a10-spi³Áp„™.rahbmodrxtx okay &default4'(sata@1c180002allwinner,sun4i-a10-ahci³Á€„8™1z okay})usb@1c1c000&2allwinner,sun7i-a20-ehcigeneric-ehci³ÁÀ„(™Úßusb okayusb@1c1c400&2allwinner,sun7i-a20-ohcigeneric-ohci³ÁÄ„A™|Úßusb okaycsi@1c1d00022allwinner,sun7i-a20-csi1allwinner,sun4i-a10-csi1³ÁЄ+™;„busram> disabledspi@1c1f0002allwinner,sun4i-a10-spi³Áð„2™/ahbmodrxtx disabled clock@1c200002allwinner,sun7i-a20-ccu³Â™*+
hosclosc‹ðpinctrl@1c208002allwinner,sun7i-a20-pinctrl³Â„™J*+apbhosclosc˜Óè¨ðcan-ph-pins
´PH20PH21¹canð7gmac-rgmii-pinsB´PA0PA1PA2PA3PA4PA5PA6PA7PA8PA10PA11PA12PA13PA15PA16¹gmacÂ(ð9i2c0-pins´PB0PB1¹i2c0ð2i2c1-pins
´PB18PB19¹i2c1ð4i2c2-pins
´PB20PB21¹i2c2ð5i2c3-pins´PI0PI1¹i2c3ð6ir0-rx-pin´PB4¹ir0ð,mmc0-pins´PF0PF1PF2PF3PF4PF5¹mmc0ÂÑðmmc2-pins´PC6PC7PC8PC9PC10PC11¹mmc2ÂÑðmmc3-pins´PI4PI5PI6PI7PI8PI9¹mmc3ÂÑðspi1-pi-pins´PI17PI18PI19¹spi1ð
spi1-cs0-pi-pin´PI16¹spi1ðspi2-pc-pins´PC20PC21PC22¹spi2ð'spi2-cs0-pc-pin´PC19¹spi2ð(uart0-pb-pins
´PB22PB23¹uart0ð-uart3-pg-pins´PG6PG7¹uart3ð.uart4-pg-pins
´PG10PG11¹uart4ð0uart7-pi-pins
´PI20PI21¹uart7ð1uart3-rts-pin´PG8¹uart3ð/timer@1c20c002allwinner,sun4i-a10-timer³ÂH„CD™*watchdog@1c20c902allwinner,sun4i-a10-wdt³Â„™*rtc@1c20d002allwinner,sun7i-a20-rtc³Â
„pwm@1c20e002allwinner,sun7i-a20-pwm³Â™*Þ disabledspdif@1c21000é2allwinner,sun4i-a10-spdif³Â„
™Fx
apbspdifrxtx disabledir@1c218002allwinner,sun4i-a10-ir™Ktapbir„³Â@ okay&default4,ir@1c21c002allwinner,sun4i-a10-ir™Luapbir„³Â@ disabledi2s@1c22000é2allwinner,sun4i-a10-i2s³Â „W™I€apbmodrxtx disabledi2s@1c22400é2allwinner,sun4i-a10-i2s³Â$„™Gvapbmodrxtx disabledlradc@1c228002allwinner,sun4i-a10-lradc-keys³Â(„ disabledcodec@1c22c00é2allwinner,sun7i-a20-codec³Â,@„™E
apbcodecrxtx okayeeprom@1c238002allwinner,sun7i-a20-sid³Â8i2s@1c24400é2allwinner,sun4i-a10-i2s³ÂD„Z™Mapbmodrxtx disabledrtp@1c250002allwinner,sun5i-a13-ts³ÂP„úðserial@1c280002snps,dw-apb-uart³Â€„™X okay&default4-serial@1c284002snps,dw-apb-uart³Â„„™Y disabledserial@1c288002snps,dw-apb-uart³Âˆ„™Z disabledserial@1c28c002snps,dw-apb-uart³ÂŒ„™[ okay&default4./serial@1c290002snps,dw-apb-uart³Â„™\ okay&default40serial@1c294002snps,dw-apb-uart³Â”„™] disabledserial@1c298002snps,dw-apb-uart³Â˜„™^ disabledserial@1c29c002snps,dw-apb-uart³Âœ„™_ okay&default41ps2@1c2a0002allwinner,sun4i-a10-ps2³Â „>™U disabledps2@1c2a4002allwinner,sun4i-a10-ps2³Â¤„?™V disabledi2c@1c2ac0002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c³Â¬„™O&default42 okay pmic@34³43„2x-powers,axp209Óèac-power 2x-powers,axp202-ac-power-supply okayadc2x-powers,axp209-adc'ðHgpio2x-powers,axp209-gpio˜¨battery-power%2x-powers,axp209-battery-power-supply okayregulators9Üdcdc2Lvdd-cpu[oB@‡\Àðdcdc3Lvdd-int-dll[oB@‡\Àldo1[oÖ ‡Ö Lvdd-rtcldo2Lavcc[o-ÆÀ‡-ÆÀldo3Lldo3ldo4Lvcc-pgo2Z ‡2Z ldo5Lldo5 disabledusb-power!2x-powers,axp202-usb-power-supply okayð i2c@1c2b00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c³Â°„™P&default44 okay eeprom@502atmel,24c16³PŸi2c@1c2b40002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c³Â´„ ™Q&default45 okay i2c@1c2b80002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c³Â¸„X™R&default46 disabled can@1c2bc0002allwinner,sun7i-a20-canallwinner,sun4i-a10-can³Â¼„™S okay&default47i2c@1c2c00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c³ÂÀ„Y™W disabled gpu@1c40000&2allwinner,sun7i-a20-maliarm,mali-400³ÄT„EFGHJKI#Êgpgpmmupp0ppmmu0pp1ppmmu1pmu™D¥ buscore>¨¥¸ã`ethernet@1c500002allwinner,sun7i-a20-gmac³Å„UÊmacirq™B8stmmacethallwinner_gmac_txÍÖç okay&default49þ: rgmiimdio2snps,dwmac-mdio ethernet-phy@3³)'9B@ð:hstimer@1c600002allwinner,sun7i-a20-hstimer³Æ0„QRST™3interrupt-controller@1c810002arm,gic-400 ³ÈÈ È@ È` Óè„ ðdisplay-frontend@1e00000%2allwinner,sun7i-a20-display-frontend³à„/™@’‹ahbmodram>ð
ports port@1 ³endpoint@0³`;ðCendpoint@1³`<�ð?display-frontend@1e20000%2allwinner,sun7i-a20-display-frontend³â„0™A“Šahbmodram>ðports port@1 ³endpoint@0³`=ðDendpoint@1³`>ð@display-backend@1e40000$2allwinner,sun7i-a20-display-backend³ä„0™?‘ahbmodram>ports port@0 ³endpoint@0³`?ð<�endpoint@1³`@ð>port@1 ³endpoint@0³`Aðendpoint@1³`Bðdisplay-backend@1e60000$2allwinner,sun7i-a20-display-backend³æ„/™>Œahbmodram>ports port@0 ³endpoint@0³`Cð;endpoint@1³`Dð=port@1 ³endpoint@0³`Eðendpoint@1³`Fðahci-5v2regulator-fixedLahci-5voLK@‡LK@K]p okayð)usb0-vbus2regulator-fixed
Lusb0-vbusoLK@‡LK@]p okayð!usb1-vbus2regulator-fixed
Lusb1-vbusoLK@‡LK@K]p okayð"usb2-vbus2regulator-fixed
Lusb2-vbusoLK@‡LK@K]p okayð#vcc3v02regulator-fixedLvcc3v0o-ÆÀ‡-ÆÀvcc3v32regulator-fixedLvcc3v3o2Z ‡2Z ðvcc5v02regulator-fixedLvcc5v0oLK@‡LK@hdmi-connector2hdmi-connector®aportendpoint`Gð&leds
2gpio-ledsled-0ua20-som204-evb:green:stat {onled-1ua20-som204-evb:green:led1
{onled-2ua20-som204-evb:yellow:led2 {onpwrseq-02mmc-pwrseq-simple ðpmic-temp
2iio-hwmon‰Hpwrseq-12mmc-pwrseq-emmcð interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0serial0serial1serial2spi0spi1ethernet1rangesstdout-pathallwinner,pipelineclocksstatusdevice_typeregclock-latencyoperating-points#cooling-cellscpu-supplyphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresissizealloc-rangesreusablelinux,cma-defaultinterrupts#clock-cellsclock-frequencyclock-output-namesallwinner,pipelinesinterrupt-controller#interrupt-cells#dma-cellsclock-namesdmasdma-namesnum-cspinctrl-namespinctrl-0resetsallwinner,sramreset-namesremote-endpointallwinner,tcon-channelvmmc-supplybus-widthcd-gpiosmmc-pwrseqnon-removablebroken-hpiinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb0_id_det-gpiosusb0_vbus_det-gpiosusb0_vbus_power-supplyusb0_vbus-supplyusb1_vbus-supplyusb2_vbus-supplytarget-supply#reset-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cells#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-width#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltpagesizeassigned-clocksassigned-clock-ratessnps,pblsnps,fixed-burstsnps,force_sf_dma_modephy-handlephy-modephy-supplyreset-gpiosreset-assert-usreset-deassert-usregulator-boot-onenable-active-highgpiolabeldefault-stateio-channels