Ð þídü8`<�(À` ,Merrii A20 Hummingbird+2merrii,a20-hummingbirdallwinner,sun7i-a20aliases=/soc/ethernet@1c50000G/soc/serial@1c28000O/soc/serial@1c28800W/soc/serial@1c28c00_/soc/serial@1c29000g/soc/serial@1c29400chosen ovserial0:115200n8framebuffer-lcd0-hdmi02allwinner,simple-framebuffersimple-framebuffer‚de_be0-lcd0-hdmi8•8<�>›Œ¤ œdisabledframebuffer-lcd002allwinner,simple-framebuffersimple-framebuffer ‚de_be0-lcd0(•8>•Œ œdisabledframebuffer-lcd0-tve002allwinner,simple-framebuffersimple-framebuffer‚de_be0-lcd0-tve08•68>›‡Œ œdisabledcpus cpu@02arm,cortex-a7£cpu¯•³¹°8Á¦\À ê€\À /Ö ü€O€€ÈàÂÀB@2€B@Òácpu@12arm,cortex-a7£cpu¯•³¹°8Á¦\À ê€\À /Ö ü€O€€ÈàÂÀB@2€B@Òáthermal-zonescpu-thermaléúÿè cooling-mapsmap0"ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtripscpu-alert01$ø=Ъpassiveácpu-crit1† =Ð ªcriticalreserved-memory odefault-pool2shared-dma-poolHM@Zctimer2arm,armv7-timer0u   pmu2arm,cortex-a7-pmuuxyclocks oclk-24M€ 2fixed-clockn6osc24Má#clk-32k€ 2fixed-clock€osc32ká$clk-mii-phy-tx€ 2fixed-clock}x@ mii_phy_txáclk-gmac-int-tx€ 2fixed-clocksY@ gmac_int_txáclk@1c20164€2allwinner,sun7i-a20-gmac-clk¯Âd•gmac_txá3display-engine#2allwinner,sun7i-a20-display-engine°  œdisabledsoc 2simple-bus osystem-control@1c00000F2allwinner,sun7i-a20-system-controlallwinner,sun4i-a10-system-control¯À0 osram@0 2mmio-sram¯À  oÀsram-section@8000>2allwinner,sun7i-a20-sram-a3-a4allwinner,sun4i-a10-sram-a3-a4¯€@ œdisabledá sram@10000 2mmio-sram¯  osram-section@062allwinner,sun7i-a20-sram-dallwinner,sun4i-a10-sram-d¯ œdisabledásram@1d00000 2mmio-sram¯Ð   oÐ sram-section@082allwinner,sun7i-a20-sram-c1allwinner,sun4i-a10-sram-c1¯áinterrupt-controller@1c000302allwinner,sun7i-a20-sc-nmiÄÙ¯À0  uá/dma-controller@1c020002allwinner,sun4i-a10-dma¯À  u• êá nand-controller@1c030002allwinner,sun4i-a10-nand¯À0 u%•'`õahbmod  rxtx œdisabled spi@1c050002allwinner,sun4i-a10-spi¯ÀP u •,põahbmod  rxtx œdisabled spi@1c060002allwinner,sun4i-a10-spi¯À` u •-qõahbmod  rxtx œdisabled csi@1c090002allwinner,sun7i-a20-csi0¯À u*•:—ƒ õbusispram œdisabledethernet@1c0b0002allwinner,sun4i-a10-emac¯À° u7•*  œdisabledmdio@1c0b0802allwinner,sun4i-a10-mdio¯À°€ œdisabled lcd-controller@1c0c00032allwinner,sun7i-a20-tcon0allwinner,sun7i-a20-tcon¯ÀÀ u,  -lcdlvds•8•›õahbtcon-ch0tcon-ch1tcon0-pixel-clock€  ports port@0 ¯endpoint@0¯9 áAendpoint@1¯9á=port@1 ¯endpoint@1¯9Iálcd-controller@1c0d00032allwinner,sun7i-a20-tcon1allwinner,sun7i-a20-tcon¯ÀÐ u- -lcd•9–õahbtcon-ch0tcon-ch1tcon1-pixel-clock€  ports port@0 ¯endpoint@0¯9áBendpoint@1¯9á>port@1 ¯endpoint@1¯9Iávideo-codec@1c0e000!2allwinner,sun7i-a20-video-engine¯Àà•4¡‚ õahbmodram u5mmc@1c0f0002allwinner,sun7i-a20-mmc¯Àð •"bcdõahbmmcoutputsample u `defaultnœokay x„Žmmc@1c100002allwinner,sun7i-a20-mmc¯Á •#efgõahbmmcoutputsample u! œdisabled mmc@1c110002allwinner,sun7i-a20-mmc¯Á •$hijõahbmmcoutputsample u"`defaultn œdisabled mmc@1c120002allwinner,sun7i-a20-mmc¯Á  •%klmõahbmmcoutputsample u#`defaultnœokay x„—usb@1c130002allwinner,sun4i-a10-musb¯Á0• u&¥mcµºusbÄËotg œdisabledphy@1c13400Ó2allwinner,sun7i-a20-usb-phy¯Á4ÁHÁÈÞphy_ctrlpmu1pmu2•}õusb_phy!-usb0_resetusb1_resetusb2_resetœokayèùáusb@1c14000&2allwinner,sun7i-a20-ehcigeneric-ehci¯Á@ u'•µºusbœokayusb@1c14400&2allwinner,sun7i-a20-ohcigeneric-ohci¯ÁD u@•{µºusbœokaycrypto-engine@1c1500062allwinner,sun7i-a20-cryptoallwinner,sun4i-a10-crypto¯ÁP uV•oõahbmodhdmi@1c1600032allwinner,sun7i-a20-hdmiallwinner,sun5i-a10s-hdmi¯Á` u: •<�¤ õahbmodpll-0pll-1$   ddc-txddc-rxaudio-tx œdisabledports port@0 ¯endpoint@0¯9áendpoint@1¯9áport@1¯spi@1c170002allwinner,sun4i-a10-spi¯Áp u •.rõahbmod  rxtxœokay `defaultn !sata@1c180002allwinner,sun4i-a10-ahci¯Á€ u8•1zœokay "usb@1c1c000&2allwinner,sun7i-a20-ehcigeneric-ehci¯ÁÀ u(•µºusbœokayusb@1c1c400&2allwinner,sun7i-a20-ohcigeneric-ohci¯ÁÄ uA•|µºusbœokaycsi@1c1d00022allwinner,sun7i-a20-csi1allwinner,sun4i-a10-csi1¯ÁÐ u+•;„õbusram œdisabledspi@1c1f0002allwinner,sun4i-a10-spi¯Áð u2•/õahbmod  rxtx œdisabled clock@1c200002allwinner,sun7i-a20-ccu¯Â•#$ õhosclosc€ápinctrl@1c208002allwinner,sun7i-a20-pinctrl¯Â u•J#$õapbhosclosc%ÄÙ5ágmac-rgmii-pinsBAPA0PA1PA2PA3PA4PA5PA6PA7PA8PA10PA11PA12PA13PA15PA16FgmacO(á4i2c0-pinsAPB0PB1Fi2c0á.i2c1-pins APB18PB19Fi2c1á0i2c2-pins APB20PB21Fi2c2á1i2c3-pinsAPI0PI1Fi2c3á2ir0-rx-pinAPB4Fir0á&mmc0-pinsAPF0PF1PF2PF3PF4PF5Fmmc0O^ámmc2-pinsAPC6PC7PC8PC9PC10PC11Fmmc2O^ámmc3-pinsAPI4PI5PI6PI7PI8PI9Fmmc3O^ápwm0-pinAPB2Fpwmá%spi2-pb-pinsAPB15PB16PB17Fspi2á spi2-cs0-pb-pinAPB14Fspi2á!uart0-pb-pins APB22PB23Fuart0á'uart2-pi-pins API18PI19Fuart2á(uart2-cts-rts-pi-pins API16PI17Fuart2á)uart3-pg-pinsAPG6PG7Fuart3á*uart3-cts-rts-pg-pinsAPG8PG9Fuart3á+uart4-pg-pins APG10PG11Fuart4á,uart5-pi-pins API10PI11Fuart5á-timer@1c20c002allwinner,sun4i-a10-timer¯ HuCD•#watchdog@1c20c902allwinner,sun4i-a10-wdt¯  u•#rtc@1c20d002allwinner,sun7i-a20-rtc¯  upwm@1c20e002allwinner,sun7i-a20-pwm¯Â •#kœokay`defaultn%spdif@1c21000v2allwinner,sun4i-a10-spdif¯Â u •Fx õapbspdif  rxtx œdisabledir@1c218002allwinner,sun4i-a10-ir•Ktõapbir u¯Â@œokay`defaultn&ir@1c21c002allwinner,sun4i-a10-ir•Luõapbir u¯Â@ œdisabledi2s@1c22000v2allwinner,sun4i-a10-i2s¯  uW•I€õapbmod  rxtx œdisabledi2s@1c22400v2allwinner,sun4i-a10-i2s¯Â$ u•Gvõapbmod  rxtx œdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keys¯Â( u œdisabledcodec@1c22c00v2allwinner,sun7i-a20-codec¯Â,@ u•E  õapbcodec  rxtx œdisabledeeprom@1c238002allwinner,sun7i-a20-sid¯Â8i2s@1c24400v2allwinner,sun4i-a10-i2s¯ÂD uZ•Mõapbmod  rxtx œdisabledrtp@1c250002allwinner,sun5i-a13-ts¯ÂP u‡áserial@1c280002snps,dw-apb-uart¯€ u§•Xœokay`defaultn'serial@1c284002snps,dw-apb-uart¯„ u§•Y œdisabledserial@1c288002snps,dw-apb-uart¯ˆ u§•Zœokay`defaultn()serial@1c28c002snps,dw-apb-uart¯ÂŒ u§•[œokay`defaultn*+serial@1c290002snps,dw-apb-uart¯ u§•\œokay`defaultn,serial@1c294002snps,dw-apb-uart¯” u§•]œokay`defaultn-serial@1c298002snps,dw-apb-uart¯˜ u§•^ œdisabledserial@1c29c002snps,dw-apb-uart¯Âœ u§•_ œdisabledps2@1c2a0002allwinner,sun4i-a10-ps2¯  u>•U œdisabledps2@1c2a4002allwinner,sun4i-a10-ps2¯¤ u?•V œdisabledi2c@1c2ac0002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c¯¬ u•O`defaultn.œokay pmic@342x-powers,axp209¯4/uÄÙi2c@1c2b00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c¯° u•P`defaultn0œokay i2c@1c2b40002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c¯´ u •Q`defaultn1œokay i2c@1c2b80002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c¯¸ uX•R`defaultn2œokay can@1c2bc0002allwinner,sun7i-a20-canallwinner,sun4i-a10-can¯¼ u•S œdisabledi2c@1c2c00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c¯ÂÀ uY•W œdisabled gpu@1c40000&2allwinner,sun7i-a20-maliarm,mali-400¯ÄTuEFGHJKI#¥gpgpmmupp0ppmmu0pp1ppmmu1pmu•D¥ õbuscore´¥Äã`ethernet@1c500002allwinner,sun7i-a20-gmac¯Å uU¥macirq •B3õstmmacethallwinner_gmac_txÙâóœokay`defaultn4 5rgmii6mdio2snps,dwmac-mdio ethernet-phy@1¯)5'EB@á5hstimer@1c600002allwinner,sun7i-a20-hstimer¯Æ0uQRST•3interrupt-controller@1c81000 2arm,gic-400 ¯ÈÈ È@ È` ÄÙ u ádisplay-frontend@1e00000%2allwinner,sun7i-a20-display-frontend¯à u/•@’‹ õahbmodramá ports port@1 ¯endpoint@0¯97á?endpoint@1¯98á;display-frontend@1e20000%2allwinner,sun7i-a20-display-frontend¯â u0•A“Š õahbmodramá ports port@1 ¯endpoint@0¯99á@endpoint@1¯9:á<�display-backend@1e40000$2allwinner,sun7i-a20-display-backend¯ä u0•?‘ õahbmodramports port@0 ¯endpoint@0¯9;á8endpoint@1¯9<�á:port@1 ¯endpoint@0¯9=áendpoint@1¯9>ádisplay-backend@1e60000$2allwinner,sun7i-a20-display-backend¯æ u/•>Œ õahbmodramports port@0 ¯endpoint@0¯9?á7endpoint@1¯9@á9port@1 ¯endpoint@0¯9Aá endpoint@1¯9Báahci-5v2regulator-fixedWahci-5vfLK@~LK@–¨»œokayá"usb0-vbus2regulator-fixed Wusb0-vbusfLK@~LK@¨»  œdisabledusb1-vbus2regulator-fixed Wusb1-vbusfLK@~LK@–¨»œokayáusb2-vbus2regulator-fixed Wusb2-vbusfLK@~LK@–¨»œokayávcc3v02regulator-fixedWvcc3v0f-ÆÀ~-ÆÀávcc3v32regulator-fixedWvcc3v3f2Z ~2Z vcc5v02regulator-fixedWvcc5v0fLK@~LK@regulator-mmc3-vdd2regulator-fixed Wmmc3_vddf-ÆÀ~-ÆÀ¨» áregulator-gmac-vdd2regulator-fixed Wgmac_vddf-ÆÀ~-ÆÀ¨»á6 interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0serial0serial1serial2serial3serial4rangesstdout-pathallwinner,pipelineclocksstatusdevice_typeregclock-latencyoperating-points#cooling-cellsphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresissizealloc-rangesreusablelinux,cma-defaultinterrupts#clock-cellsclock-frequencyclock-output-namesallwinner,pipelinesinterrupt-controller#interrupt-cells#dma-cellsclock-namesdmasdma-namesnum-csresetsallwinner,sramreset-namesremote-endpointallwinner,tcon-channelpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosnon-removableinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb1_vbus-supplyusb2_vbus-supplytarget-supply#reset-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cells#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-widthassigned-clocksassigned-clock-ratessnps,pblsnps,fixed-burstsnps,force_sf_dma_modephy-handlephy-modephy-supplyreset-gpiosreset-assert-usreset-deassert-usregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpio