Ð
þí;#87¸(k7€.STMicroelectronics STM32H743i-Discovery board!!st,stm32h743i-discost,stm32h743interrupt-controller@e000e100!arm,armv7m-nvic,ARàáVtimer@e000e010!arm,armv7m-systickRàà^okayeæ²€soc!simple-busu†timer@40000c00!st,stm32-timerR@2˜_timer@40002400!st,stm32-lptimerR@$˜Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@0!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledspi@40003800!st,stm32h7-spiR@8$¶Ž˜ ^disabledspi@40003c00!st,stm32h7-spiR@<�3¶˜Ž ^disabledserial@40004400!st,stm32h7-uartR@D&^okay˜Œ½Çdefaultserial@40004800!st,stm32h7-uartR@H' ^disabled˜‹serial@40004c00!st,stm32h7-uartR@L4 ^disabled˜Ši2c@40005400!st,stm32f7-i2cR@T ¶•˜ˆ ^disabledi2c@40005800!st,stm32f7-i2cR@X!"¶–˜‡ ^disabledi2c@40005c00!st,stm32f7-i2cR@\HI¶—˜† ^disableddac@40007400!st,stm32h7-dac-coreR@t˜XŸpclk ^disableddac@1
!st,stm32-dacÕR ^disableddac@2
!st,stm32-dacÕR ^disabledserial@40011000!st,stm32h7-uartR@% ^disabled˜œspi@40013000!st,stm32h7-spiR@0#¶Ì˜š ^disabledspi@40013400!st,stm32h7-spiR@4T¶Í˜™ ^disabledspi@40015000!st,stm32h7-spiR@PU¶Ô˜˜ ^disableddma-controller@40020000
!st,stm32-dmaR@
/˜Açòý ^disabledVdma-controller@40020400
!st,stm32-dmaR@ 89:;<�DEF˜@çòý ^disabledVdma-router@40020800!st,stm32h7-dmamuxR@@ç
ý€˜Aadc@40022000!st,stm32h7-adc-coreR@ ˜}Ÿbus,A ^disabledVadc@0!st,stm32h7-adcÕRu ^disabledadc@100!st,stm32h7-adcÕRu ^disabledusb@40040000!st,stm32f7-hsotgR@M˜|Ÿotg#2 D€€@@@@ ^disabledusb@40080000!st,stm32f4x9-fsotgR@e˜{Ÿotg ^disableddisplay-controller@50001000!st,stm32-ltdcRPXY¶c˜‚Ÿlcd ^disableddma-controller@52000000!st,stm32h7-mdmaRRz˜9ç
ý mmc@52007000!arm,pl18xarm,primecellS1€RRp1˜x Ÿapb_pclk¶ðj{'Çdefaultopendrainsleep½›¥ ¯¹ÅÏ
^okaymmc@48022400!arm,pl18xarm,primecellS1€RH$|˜~ Ÿapb_pclk¶)j{' ^disabledinterrupt-controller@58000000!st,stm32h7-exti,ARX4
()>LVsyscon@58000400!st,stm32-syscfgsysconRXVspi@58001400!st,stm32h7-spiRXV¶å˜¤ ^disabledi2c@58001c00!st,stm32f7-i2cRX_`¶ç˜£ ^disabledtimer@58002400!st,stm32-lptimerRX$˜¢Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@1!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledtimer@58002800!st,stm32-lptimerRX(˜¡Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@2!st,stm32-lptimer-triggerR ^disabledtimer@58002c00!st,stm32-lptimerRX,˜ Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtimer@58003000!st,stm32-lptimerRX0˜ŸŸmux ^disabledpwm!st,stm32-pwm-lp« ^disabledregulator@58003c00!st,stm32-vrefbufRX<�˜mÛã`ó&% ^disabledrtc@58004000!st,stm32h7-rtcRX@˜l
Ÿpclkrtc_ck
u2 ^disabledreset-clock-controller@58024400!st,stm32h743-rccst,stm32-rccRXD<�I˜
2Vpower-config@58024800!st,stm32-power-configsysconRXHVadc@58026000!st,stm32h7-adc-coreRX`˜€Ÿbus,A ^disabledVadc@0!st,stm32h7-adcÕRu ^disabledethernet@40028000 !st,stm32-dwmacsnps,dwmac-4.10aR@€€
Vstmmaceth=`macirq Ÿstmmacethmac-clk-txmac-clk-rx˜>=<�pz ^disabled½ÇdefaultƒrmiiŒmdio0!snps,dwmac-mdioethernet-phy@0RVpinctrl@58020000!st,stm32h743-pinctrl†X0u2Vgpio@58020000—§R˜V³GPIOA,AÀÇgpio@58020400—§R˜U³GPIOB,AÀÇgpio@58020800—§R˜T³GPIOC,AÀÇ gpio@58020c00—§R˜S³GPIOD,AÀÇ0gpio@58021000—§R˜R³GPIOE,AÀÇ@gpio@58021400—§R˜Q³GPIOF,AÀÇPgpio@58021800—§R˜P³GPIOG,AÀÇ`gpio@58021c00—§R˜O³GPIOH,AÀÇpgpio@58022000—§R ˜N³GPIOI,AÀÇ€gpio@58022400—§R$˜M³GPIOJ,AÀÇgpio@58022800—§R(˜L³GPIOK,AÀÇ i2c1-0pinsÓÚçørmii-0Vpins$Ókml$%!øsdmmc1-b4-0VpinsÓ(
)
*
+
,
2
øÚsdmmc1-b4-od-0Vpins1Ó(
)
*
+
,
øÚpins2Ó2
øçÚsdmmc1-b4-sleep-0V pinsÓ()*+,2sdmmc1-dir-0pins1Ó& ' øpins2Ósdmmc1-dir-sleep-0pinsÓ&'sdmmc2-b4-0pinsÓ
67øÚsdmmc2-b4-od-0pins1Ó
6øÚpins2Ó7øçÚsdmmc2-b4-sleep-0pinsÓ67spi1-0pins1ÓÚøpins2ÓiÚuart4-0pins1Ó Úøpins2Ó‰ Úusart1-0pins1ÓÚøpins2ÓÚusart2-0Vpins1Ó5Úøpins2Ó6Úusart3-0pins1Ó<Úøpins2Ó;Úusbotg-hs-0pins0Ót‹ Úøclocksclk-hse<�!fixed-clocke}x@V
clk-lse<�!fixed-clocke€Vi2s_ckin<�!fixed-clockeVchosenroot=/dev/ram(serial0:115200n8memory@d00000004memoryRÐaliases@/soc/serial@40004400regulator-v3v3!regulator-fixedHv3v3Û2Z ó2Z WV
#address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclock-frequencyinterrupt-parentrangesinterruptsclocksclock-names#pwm-cellsresetspinctrl-0pinctrl-names#io-channel-cells#dma-cellsst,mem2memdma-requestsdma-channelsdma-mastersg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizearm,primecell-periphidcap-sd-highspeedcap-mmc-highspeedmax-frequencypinctrl-1pinctrl-2broken-cdst,neg-edgebus-widthvmmc-supplyregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-parentsst,syscfg#clock-cells#reset-cellsreg-namesinterrupt-namesst,sysconsnps,pblphy-modephy-handlegpio-controller#gpio-cellsst,bank-namengpiosgpio-rangespinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upbootargsstdout-pathdevice_typeserial0regulator-nameregulator-always-on