Ð
þíIi8E(ÙEX)STMicroelectronics STM32F769-DISCO board !st,stm32f769-discost,stm32f769interrupt-controller@e000e100!arm,armv7m-nvic,ARàáVtimer@e000e010!arm,armv7m-systickRàà^okayesoc!simple-busl}timers@40000000!st,stm32-timersR@e€„int ^disabledpwm
!st,stm32-pwm ^disabledtimer@1!st,stm32-timer-triggerR ^disabledtimers@40000400!st,stm32-timersR@e„int ^disabledpwm
!st,stm32-pwm ^disabledtimer@2!st,stm32-timer-triggerR ^disabledtimers@40000800!st,stm32-timersR@e‚„int ^disabledpwm
!st,stm32-pwm ^disabledtimer@3!st,stm32-timer-triggerR ^disabledtimers@40000c00!st,stm32-timerR@eƒ^okay›2timers@40001000!st,stm32-timersR@e„„int ^disabledtimer@5!st,stm32-timer-triggerR ^disabledtimers@40001400!st,stm32-timersR@e…„int ^disabledtimer@6!st,stm32-timer-triggerR ^disabledtimers@40001800!st,stm32-timersR@e†„int ^disabledpwm
!st,stm32-pwm ^disabledtimer@11!st,stm32-timer-triggerR ^disabledtimers@40001c00!st,stm32-timersR@e‡„int ^disabledpwm
!st,stm32-pwm ^disabledtimers@40002000!st,stm32-timersR@ eˆ„int ^disabledpwm
!st,stm32-pwm ^disabledrtc@40002800
!st,stm32-rtcR@(e¦¶l›Í^okayspi@40003800!st,stm32f7-spiR@8›$eŽ ^disabledspi@40003c00!st,stm32f7-spiR@<�›3e ^disabledserial@40004400!st,stm32f7-uartR@D›&e ^disabledserial@40004800!st,stm32f7-uartR@H›'e ^disabledserial@40004c00!st,stm32f7-uartR@L›4e ^disabledserial@40005000!st,stm32f7-uartR@P›5e ^disabledi2c@40005400!st,stm32f7-i2cR@T› ×e^okayÞèdefaultö¹
i2c@40005800!st,stm32f7-i2cR@X›!"×e ^disabledi2c@40005c00!st,stm32f7-i2cR@\›HI×e ^disabledi2c@40006000!st,stm32f7-i2cR@`›_`×e ^disabledcan@40006400!st,stm32f4-bxcanR@d›%txrx0rx1sce×e™5D ^disabledgcan@40006600!st,stm32f4-gcansysconR@fe™Vcan@40006800!st,stm32f4-bxcanR@h›?@AB%txrx0rx1sce×ešLD ^disabledcec@40006c00
!st,stm32-cecR@l›^e›
„cechdmi-cec^okayÞèdefaultserial@40007800!st,stm32f7-uartR@x›Re ^disabledserial@40007c00!st,stm32f7-uartR@|›Se ^disabledtimers@40010000!st,stm32-timersR@e „int ^disabledpwm
!st,stm32-pwm ^disabledtimer@0!st,stm32-timer-triggerR ^disabledtimers@40010400!st,stm32-timersR@e¡„int ^disabledpwm
!st,stm32-pwm ^disabledtimer@7!st,stm32-timer-triggerR ^disabledserial@40011000!st,stm32f7-uartR@›%e^okayÞèdefaultserial@40011400!st,stm32f7-uartR@›Ge ^disabledmmc@40011c00!arm,pl180arm,primecell]ˆ€R@e§ „apb_pclk›gtÜl^okay‚ Ž
—èdefaultopendrainsleepÞ¡«
µmmc@40012c00!arm,pl180arm,primecell]ˆ€R@,e« „apb_pclk›1tÜl ^disabledspi@40013000!st,stm32f7-spiR@0›#e¬ ^disabledspi@40013400!st,stm32f7-spiR@4›Te ^disabledsyscon@40013800!st,stm32-syscfgsysconR@8e®Vinterrupt-controller@40013c00!st,stm32-exti,AR@<�8›
()*>LVtimers@40014000!st,stm32-timersR@@e°„int ^disabledpwm
!st,stm32-pwm ^disabledtimer@8!st,stm32-timer-triggerR ^disabledtimers@40014400!st,stm32-timersR@De±„int ^disabledpwm
!st,stm32-pwm ^disabledtimers@40014800!st,stm32-timersR@He²„int ^disabledpwm
!st,stm32-pwm ^disabledspi@40015000!st,stm32f7-spiR@P›Ue´ ^disabledspi@40015400!st,stm32f7-spiR@T›Veµ ^disableddisplay-controller@40016800!st,stm32-ltdcR@h›XY×:e„lcd^okayportendpoint¿Vpower-config@40007000!st,stm32-power-configsysconR@pVcrc@40023000!st,stm32f7-crcR@0e ^disabledrcc@40023800ÏÜ/!st,stm32f769-rccst,stm32f746-rccst,stm32-rccR@8eͦéB@Vdma-controller@40026000
!st,stm32-dmaR@` ›
/eþ ^disableddma-controller@40026400
!st,stm32-dmaR@d ›89:;<�DEFeþ ^disabledusb@40040000!st,stm32f7-hsotgR@›Me„otg# 5€€@@@@ ^okayDotgL Qusb2-phyÞèdefaultusb@50000000!st,stm32f4x9-fsotgRP›Ce'„otg ^disabledcan@40003400!st,stm32f4-bxcanR@4›hijk%txrx0rx1sce×
eD ^disabledgcan@40003600!st,stm32f4-gcansysconR@6eVdsi@40016c00
!st,stm32-dsiR@le" „pclkref×;[apb^okayportsport@0Rendpoint¿Vport@1Rendpoint¿Vpanel@0#!frida,frd400b25025novatek,nt35510Rg^okays portendpoint¿Vpinctrl@40020000}@0lÍ!st,stm32f769-pinctrlVgpio@40020000Šš,ARe¦GPIOA³Vgpio@40020400Šš,ARe¦GPIOB³gpio@40020800Šš,ARe¦GPIOC³ gpio@40020c00Šš,ARe¦GPIOD³0gpio@40021000Šš,ARe¦GPIOE³@gpio@40021400Šš,ARe¦GPIOF³Pgpio@40021800Šš,ARe¦GPIOG³`gpio@40021c00Šš,ARe¦GPIOH³pgpio@40022000Šš,AR e¦GPIOI³€V
gpio@40022400Šš,AR$e ¦GPIOJ³Vgpio@40022800Šš,AR(e
¦GPIOK³ cec-0Vpins¿ÆÐáusart1-0Vpins1¿ áîÆpins2¿
áusart1-1pins1¿ áîÆpins2¿ái2c1-0Vpins¿áÐÆi2c3-0pins¿xwáÐÆusbotg-hs-0Vpins0¿t‹ áîÆusbotg-hs-1pins0¿t" áîÆusbotg-fs-0pins¿
áîÆsdio-pins-a-0pins¿(
)
*
+
,
2
îÆsdio-pins-od-a-0pins1¿(
)
*
+
,
îÆpins2¿2
ÐÆsdio-pins-sleep-a-0pins¿()*+,2sdio-pins-b-0Vpins¿ij67îÆsdio-pins-od-b-0Vpins1¿ij6îÆpins2¿7ÐÆsdio-pins-sleep-b-0V
pins¿ij67can1-0pins1¿
pins2¿
þcan1-1pins1¿
pins2¿
þcan1-2pins1¿1
pins2¿0
þcan1-3pins1¿}
pins2¿~
þcan2-0pins1¿
pins2¿
þcan2-1pins1¿
pins2¿
þcan3-0pins1¿pins2¿þcan3-1pins1¿pins2¿þltdc-0pinsp¿Dl
‰ŠŽ‘’“”•–—˜™š›žŸ ¡¢¤¥¦§Æclocksclk-hseÜ!fixed-clock}x@Vclk-lseÜ!fixed-clock€clk-lsiÜ!fixed-clock}clk-i2s-ckinÜ!fixed-clockÜlVchosenroot=/dev/ram$serial0:115200n8memory@c00000000memoryRÀreserved-memory}linux,dma!shared-dma-pool<�NaliasesU/soc/serial@40011000leds
!gpio-ledsled-green‘
]heartbeatled-red‘
gpio-keys
!gpio-keyssbutton-0~User„f‘usb-phy!usb-nop-xceive „main_clkVvcc-3v3!regulator-fixedšvcc_3v3©2Z Á2Z V #address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclocksinterrupt-parentrangesclock-names#pwm-cellsinterruptsassigned-clocksassigned-clock-parentsst,syscfgresetspinctrl-0pinctrl-namesi2c-scl-rising-time-nsi2c-scl-falling-time-nsinterrupt-namesst,can-primaryst,gcanst,can-secondaryarm,primecell-periphidmax-frequencyvmmc-supplycd-gpiosbroken-cdpinctrl-1pinctrl-2bus-widthremote-endpoint#reset-cells#clock-cellsassigned-clock-rates#dma-cellsst,mem2memg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizedr_modephysphy-namesreset-namesreset-gpiosvddi-supplyvdd-supplygpio-controller#gpio-cellsst,bank-namegpio-rangespinmuxslew-ratedrive-open-drainbias-disabledrive-push-pullbias-pull-upclock-frequencybootargsstdout-pathdevice_typelinux,dma-defaultno-mapserial0linux,default-triggerautorepeatlabellinux,code#phy-cellsregulator-nameregulator-min-microvoltregulator-max-microvolt