Ð
þíá8¶,(
uµôgoogle,veyron-speedy-rev9google,veyron-speedy-rev8google,veyron-speedy-rev7google,veyron-speedy-rev6google,veyron-speedy-rev5google,veyron-speedy-rev4google,veyron-speedy-rev3google,veyron-speedy-rev2google,veyron-speedygoogle,veyronrockchip,rk3288&7Google Speedyaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000ê/mmc@ff0f0000ï/mmc@ff0c0000ô/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0ú—˜™šcpusrockchip,rk3066-smp&cpu@5003cpuarm,cortex-a12?CJ^mœ@{‚rœ ¨cpu@5013cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5023cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5033cpuarm,cortex-a12?CJ^mœ@{‚r¨opp-table-0operating-points-v2°¨opp-126000000»‚›€Â
» opp-216000000»ßæÂ
» opp-408000000»Q–Â
» opp-600000000»#ÃFÂ
» opp-696000000»)|Â~ðopp-816000000»0£,ÂB@opp-1008000000»<ÜÂopp-1200000000»G†ŒÂÈàopp-1416000000»TfrÂO€opp-1512000000»ZJÂÐopp-1608000000»_Ø"ÂÖ opp-1704000000»eú™popp-1800000000»kIÒÂ\Àreserved-memoryÐdma-unusable@fe000000?þoscillatorfixed-clock×n6çxin24mú¨
timerarm,armv7-timer0ú
×n6+timer@ff810000rockchip,rk3288-timer?ÿ úH{a
Bpclktimerdisplay-subsystemrockchip,display-subsystemNmmc@ff0c0000rockchip,rk3288-dw-mshcTðÑ€ {ÈDrvBbiuciuciu-driveciu-samplebú ?ÿ@C€mresetyokay€ŠœÈ¿
ÈZæó
'4?defaultMmmc@ff0d0000rockchip,rk3288-dw-mshcTðÑ€ {ÉEswBbiuciuciu-driveciu-samplebú!?ÿ
@Cmresetyokay€œWdz…?defaultMæó
'mmc@ff0e0000rockchip,rk3288-dw-mshcTðÑ€ {ÊFtxBbiuciuciu-driveciu-samplebú"?ÿ@C‚mreset ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshcTðÑ€ {ËGuyBbiuciuciu-driveciu-samplebú#?ÿ@Cƒmresetyokay€ŠÈž4“z…?defaultMsaradc@ff100000rockchip,saradc?ÿú$¢{I[Bsaradcapb_pclkCWmsaradc-apb ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi{ARBspiclkapb_pclk´¹txrxú,?defaultM !"#?ÿyokayec@0google,cros-ec-spi?Ã&
ú?defaultM$à-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelòsbs-battery@bsbs,sbs-battery?keyboard-controllergoogle,cros-ec-keyb-=
PDj;<=>?@A B CD}0Y1
d"#(\V
|}) Ž+^a !%$' &
+,./-32*5 49
8lj6 gispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi{BSBspiclkapb_pclk´
¹txrxú-?defaultM%&'(?ÿ ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi{CTBspiclkapb_pclk´¹txrxú.?defaultM)*+,?ÿyokaywflash@0jedec,spi-noràúð€?i2c@ff140000rockchip,rk3288-i2c?ÿú>Bi2c{M?defaultM-yokay×€Š2¢dtpm@20infineon,slb9645tt? ¹i2c@ff150000rockchip,rk3288-i2c?ÿú?Bi2c{O?defaultM. ydisabledi2c@ff160000rockchip,rk3288-i2c?ÿú@Bi2c{P?defaultM/yokay×€Š2¢,ts3a227e@3bti,ts3a227e?;&0ú?defaultM1Ѩžtrackpad@15elan,ekth3000?&
ú?defaultM2Ü3çi2c@ff170000rockchip,rk3288-i2c?ÿúABi2c{Q?defaultM4 ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿú7õÿ{MUBbaudclkapb_pclk´¹txrx?defaultM567yokaybluetooth?defaultM89:brcm,bcm43540-bt;;-;A-ÆÀKserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿú8õÿ{NVBbaudclkapb_pclk´¹txrx?defaultM<�yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿiú9õÿ{OWBbaudclkapb_pclk?defaultM=yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿú:õÿ{PXBbaudclkapb_pclk´¹txrx?defaultM> ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿú;õÿ{QYBbaudclkapb_pclk´
¹txrx?defaultM? ydisableddma-controller@ff250000arm,pl330arm,primecell?ÿ%@úbmˆ{ Bapb_pclk¨thermal-zonesreserve-thermalŸèµˆÃ@cpu-thermalŸdµˆÃ@tripscpu_alert0ÓýèßÐ:passive¨Acpu_alert1ÓpßÐ:passive¨Bcpu_critÓ_ßÐ :criticalcooling-mapsmap0êA0ïÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1êB0ïÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalŸdµˆÃ@tripsgpu_alert0Ó8€ßÐ:passive¨Cgpu_critÓ_ßÐ :criticalcooling-mapsmap0êCïDÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc?ÿ(ú%{HZBtsadcapb_pclkCŸ
mtsadc-apb?initdefaultsleepMEþFE(G5èHyokayLc¨@ethernet@ff290000rockchip,rk3288-gmac?ÿ)ú~macirqeth_wake_irq(G8{—fgc˜Ä]MBstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macCB
mstmmaceth ydisabledusb@ff500000
generic-ehci?ÿPú{ÂŽH“usbyokayusb@ff520000
generic-ohci?ÿRú){ÂŽH“usb ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿTú{ÃBotg³hostŽI “usb2-phy»yokayÒusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿXú{ÁBotg³hostéû
€€@@ ŽJ “usb2-phyyokayz)JÒusb@ff5c0000
generic-ehci?ÿ\ú{Ä ydisableddma-controller@ff600000arm,pl330arm,primecell?ÿ`@úbmˆ{Á Bapb_pclk ydisabledi2c@ff650000rockchip,rk3288-i2c?ÿeú<�Bi2c{L?defaultMKyokay×€Š2¢dpmic@1brockchip,rk808?çxin32kwifibt_32kin&0ú?defaultML@çúamy…‘M©µÂ3ÏÜMèM¨“regulatorsDCDC_REG1õvdd_arm*q°B Zq¨ regulator-state-memoDCDC_REG2õvdd_gpu*5BÐZq¨‚regulator-state-memoDCDC_REG3õvcc135_ddrregulator-state-memˆDCDC_REG4õvcc_18*w@Bw@¨regulator-state-memˆ w@LDO_REG1 õvcc33_io*2Z B2Z ¨3regulator-state-memˆ 2Z LDO_REG3õvdd_10*B@BB@regulator-state-memˆ B@LDO_REG7õvdd10_lcd_pwren_h*&% B&% regulator-state-memoSWITCH_REG1
õvcc33_lcd¨cregulator-state-memoLDO_REG6õvcc18_codec*w@Bw@¨dregulator-state-memoLDO_REG4 õvccio_sd*w@B2Z ¨regulator-state-memoLDO_REG5 õvcc33_sd*2Z B2Z ¨regulator-state-memoLDO_REG8
õvcc33_ccd*2Z B2Z regulator-state-memoi2c@ff660000rockchip,rk3288-i2c?ÿfú=Bi2c{N?defaultMNyokay׆ Š2¢ max98090@10maxim,max98090?&OúBmclk{q?defaultMP¨pwm@ff680000rockchip,rk3288-pwm?ÿh¼?defaultMQ{_yokay¨¤pwm@ff680010rockchip,rk3288-pwm?ÿh¼?defaultMR{_yokay¨™pwm@ff680020rockchip,rk3288-pwm?ÿh ¼?defaultMS{_ ydisabledpwm@ff680030rockchip,rk3288-pwm?ÿh0¼?defaultMT{_ ydisabledsram@ff700000
mmio-sram?ÿp€Ðÿp€smp-sram@0rockchip,rk3066-smp-sram?sram@ff720000#rockchip,rk3288-pmu-srammmio-sram?ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd?ÿs¨power-controller!rockchip,rk3288-power-controllerÇh)
¨hpower-domain@9? È{ÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$ÛUVWXYZ[\]Çpower-domain@11?{ÏopÛ^_Çpower-domain@12?{ÐÜÛ`Çpower-domain@13?
{ÀÛabÇreboot-modesyscon-reboot-modeâ”éRBÃõRBà RBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon?ÿtclock-controller@ff760000rockchip,rk3288-cru?ÿv{
Bxin24m(Gú HÑÝjÒÞk$ ,#g¸€×„Íeá£ðÑ€xhÀá£ðÑ€xhÀ¨syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd?ÿw¨Gedp-phyrockchip,rk3288-dp-phy{hB24m Ayokay¨xio-domains"rockchip,rk3288-io-voltage-domainyokay L3 V a o3 3 c ™ ¥d ²usbphyrockchip,rk3288-usb-phyyokayusb-phy@320 A? {]BphyclkúC…
mphy-reset¨Jusb-phy@334 A?4{^BphyclkúCˆ
mphy-reset¨Husb-phy@348 A?H{_BphyclkúC‹
mphy-reset¨Iwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt?ÿ€{púOyokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif?ÿ‹ À{TÐ
Bmclkhclk´e¹txú6?defaultMf(G ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s?ÿ‰ Àú5{RÎBi2s_clki2s_hclk´ee¹txrx?defaultMg Ñ ìyokay¨œcrypto@ff8a0000rockchip,rk3288-crypto?ÿŠ@ú0 {ÇÍ}ÁBaclkhclksclkapb_pclkC®mcrypto-rstiommu@ff900800rockchip,iommu?ÿ@ú{ÊÔBaclkiface
ydisablediommu@ff914000rockchip,iommu ?ÿ‘@ÿ‘Pú{ÍÕBaclkiface
ydisabledrga@ff920000rockchip,rk3288-rga?ÿ’€ú{ÈÖjBaclkhclksclk
.h Cilm
mcoreaxiahbvop@ff930000rockchip,rk3288-vop ?ÿ“œÿ“ú{žÑBaclk_vopdclk_vophclk_vop
.h Cdef
maxiahbdclk
<�iyokayport¨endpoint@0?
Cj¨~endpoint@1?
Ck¨yendpoint@2?
Cl¨sendpoint@3?
Cm¨viommu@ff930300rockchip,iommu?ÿ“ú{ÅÑBaclkiface
.h
yokay¨ivop@ff940000rockchip,rk3288-vop ?ÿ”œÿ”ú{Æ¿ÒBaclk_vopdclk_vophclk_vop
.h C°±²
maxiahbdclk
<�nyokayport¨endpoint@0?
Co¨endpoint@1?
Cp¨zendpoint@2?
Cq¨tendpoint@3?
Cr¨wiommu@ff940300rockchip,iommu?ÿ”ú{ÆÒBaclkiface
.h
yokay¨ndsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi?ÿ–@ú{~d Brefpclk
.h (G ydisabledportsport@0?endpoint@0?
Cs¨lendpoint@1?
Ct¨qport@1?lvds@ff96c000rockchip,rk3288-lvds?ÿ–À@{g
Bpclk_lvds?lcdcMu
.h (G ydisabledportsport@0?endpoint@0?
Cv¨mendpoint@1?
Cw¨rport@1?dp@ff970000rockchip,rk3288-dp?ÿ—@úb{icBdppclkŽx“dp
.h Comdp(Gyokay
Sportsport@0?endpoint@0?
Cy¨kendpoint@1?
Cz¨pport@1?endpoint@0?
C{¨¨hdmi@ff980000rockchip,rk3288-dw-hdmi?ÿ˜ÿúg{hmnBiahbisfrcec
.h (G Àyokay?defaultunwedgeM|þ}¨Ÿportsport@0?endpoint@0?
C~¨jendpoint@1?
C¨oport@1?video-codec@ff9a0000rockchip,rk3288-vpu?ÿšú
~vepuvdpu{ÐÜ
Baclkhclk
<�€
.hiommu@ff9a0800rockchip,iommu?ÿšú{ÐÜBaclkiface
.h¨€iommu@ff9c0440rockchip,iommu ?ÿœ@@ÿœ€@úo{ÏÛBaclkiface
ydisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760?ÿ£$ú~jobmmugpu{ÀJ^
.h
yokay
]‚¨Dopp-table-1operating-points-v2¨opp-100000000»õáÂ~ðopp-200000000»ëÂÂ~ðopp-300000000»á£ÂB@opp-400000000»×„ÂÈàopp-600000000»#ÃFÂÐqos@ffaa0000rockchip,rk3288-qossyscon?ÿª ¨aqos@ffaa0080rockchip,rk3288-qossyscon?ÿª€ ¨bqos@ffad0000rockchip,rk3288-qossyscon?ÿ ¨Vqos@ffad0100rockchip,rk3288-qossyscon?ÿ ¨Wqos@ffad0180rockchip,rk3288-qossyscon?ÿ€ ¨Xqos@ffad0400rockchip,rk3288-qossyscon?ÿ ¨Yqos@ffad0480rockchip,rk3288-qossyscon?ÿ€ ¨Zqos@ffad0500rockchip,rk3288-qossyscon?ÿ ¨Uqos@ffad0800rockchip,rk3288-qossyscon?ÿ ¨[qos@ffad0880rockchip,rk3288-qossyscon?ÿ€ ¨\qos@ffad0900rockchip,rk3288-qossyscon?ÿ ¨]qos@ffae0000rockchip,rk3288-qossyscon?ÿ® ¨`qos@ffaf0000rockchip,rk3288-qossyscon?ÿ¯ ¨^qos@ffaf0080rockchip,rk3288-qossyscon?ÿ¯€ ¨_dma-controller@ffb20000arm,pl330arm,primecell?ÿ²@úbmˆ{Á Bapb_pclk¨eefuse@ffb40000rockchip,rk3288-efuse?ÿ´ {qBpclk_efusecpu-id@7?cpu_leakage@17?interrupt-controller@ffc01000arm,gic-400
i
~@?ÿÀÿÀ ÿÀ@ ÿÀ` ú ¨pinctrlrockchip,rk3288-pinctrl(G&Ð?defaultsleepMƒ„…†þƒ„…‡gpio@ff750000rockchip,gpio-bank?ÿuúQ{@
Ÿ
i
~ç
«PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT¨0gpio@ff780000rockchip,gpio-bank?ÿxúR{A
Ÿ
i
~gpio@ff790000rockchip,gpio-bank?ÿyúS{B
Ÿ
i
~Z
«CONFIG0CONFIG1CONFIG2CONFIG3PWRLIMIT#_CPUEMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_EN¨’gpio@ff7a0000rockchip,gpio-bank?ÿzúT{C
Ÿ
i
~‚
«FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank?ÿ{úU{D
Ÿ
i
~³
«UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKE¨;gpio@ff7c0000rockchip,gpio-bank?ÿ|úV{E
Ÿ
i
~A
«SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_EN¨—gpio@ff7d0000rockchip,gpio-bank?ÿ}úW{F
Ÿ
i
~°
«I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMD¨Ogpio@ff7e0000rockchip,gpio-bank?ÿ~úX{G
Ÿ
i
~ß
«LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVS_OKEDP_HOTPLUGDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD¨
gpio@ff7f0000rockchip,gpio-bank?ÿúY{H
Ÿ
i
~^
«RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0
»ˆhdmi-cec-c7
»ˆhdmi-ddc
»ˆˆ¨|hdmi-ddc-unwedge
»‰ˆ¨}vcc50-hdmi-en
»ˆ¨˜pcfg-output-low
ɨ‰pcfg-pull-up
Ô¨Špcfg-pull-down
ᨌpcfg-pull-none
ð¨ˆpcfg-pull-none-12ma
ð
ý¨Žsuspendglobal-pwroff
»ˆ¨…ddrio-pwroff
»ˆ¨„ddr0-retention
»Š¨ƒddr1-retention
»Šsuspend-l-wake
»‰¨†suspend-l-sleep
»‹¨‡edpedp-hpd
»Œi2c0i2c0-xfer
»ˆˆ¨Ki2c1i2c1-xfer
»ˆˆ¨-i2c2i2c2-xfer
» ˆ
ˆ¨Ni2c3i2c3-xfer
»ˆˆ¨.i2c4i2c4-xfer
»ˆˆ¨/i2c5i2c5-xfer
»ˆˆ¨4i2s0i2s0-bus`
»ˆˆˆˆˆˆ¨glcdclcdc-ctl@
»ˆˆˆˆ¨usdmmcsdmmc-clk
Ȭsdmmc-cmd
Ȭsdmmc-cd
»Šsdmmc-bus1
»Šsdmmc-bus4@
Ȭsdmmc-cd-disabled
»ˆ¨sdmmc-cd-pin
»ˆ¨sdio0sdio0-bus1
»Šsdio0-bus4@
Ȭsdio0-cmd
Ȭsdio0-clk
Ȭsdio0-cd
»Šsdio0-wp
»Šsdio0-pwr
»Šsdio0-bkpwr
»Šsdio0-int
»Šwifienable-h
»ˆ¨”bt-enable-l
»ˆ¨9bt-host-wake
»Œbt-host-wake-l
»ˆ¨8bt-dev-wake-sleep
»‰bt-dev-wake-awake
»‹bt-dev-wake
»ˆ¨:sdio1sdio1-bus1
»Šsdio1-bus4@
»ŠŠŠŠsdio1-cd
»Šsdio1-wp
»Šsdio1-bkpwr
»Šsdio1-int
»Šsdio1-cmd
»Šsdio1-clk
»ˆsdio1-pwr
» Šemmcemmc-clk
Ȭemmc-cmd
Ȭemmc-pwr
» Šemmc-bus1
»Šemmc-bus4@
»ŠŠŠŠemmc-bus8€
Ȭemmc-reset
» ˆ¨‘spi0spi0-clk
»Š¨ spi0-cs0
»
Š¨#spi0-tx
»Š¨!spi0-rx
»Š¨"spi0-cs1
»Šspi1spi1-clk
»Š¨%spi1-cs0
»
Š¨(spi1-rx
»Š¨'spi1-tx
»Š¨&spi2spi2-cs1
»Šspi2-clk
»Š¨)spi2-cs0
»Š¨,spi2-rx
»Š¨+spi2-tx
» Š¨*uart0uart0-xfer
»Šˆ¨5uart0-cts
»Š¨6uart0-rts
»ˆ¨7uart1uart1-xfer
»Š ˆ¨<�uart1-cts
»
Šuart1-rts
»ˆuart2uart2-xfer
»Šˆ¨=uart3uart3-xfer
»Šˆ¨>uart3-cts
» Šuart3-rts
»
ˆuart4uart4-xfer
»Šˆ¨?uart4-cts
»Šuart4-rts
»
ˆtsadcotp-pin
»
ˆ¨Eotp-out
»
ˆ¨Fpwm0pwm0-pin
»ˆ¨Qpwm1pwm1-pin
»ˆ¨Rpwm2pwm2-pin
»ˆ¨Spwm3pwm3-pin
»ˆ¨Tgmacrgmii-pinsð
»ˆˆˆˆŽŽŽŽˆˆˆ ŽŽˆˆrmii-pins
»ˆˆˆˆˆˆˆˆˆˆspdifspdif-tx
»ˆ¨fpcfg-pull-none-drv-8ma
ð
ý¨pcfg-pull-up-drv-8ma
Ô
ýpcfg-output-high¨‹buttonspwr-key-l
»Š¨ap-lid-int-l
»Š¨ªpmicpmic-int-l
»Š¨Ldvs-1
»Œdvs-2
»Œrebootap-warm-reset-h
»
ˆ¨recovery-switchrec-mode-l
» Štpmtpm-int-h
»ˆwrite-protectfw-wp-ap
»ˆcodechp-det
»Š¨›int-codec
»Œ¨Pmic-det
»Š¨šheadsetts3a227e-int-l
»Š¨1backlightbl_pwr_en
»ˆ¨ bl-en
»ˆ¨£lcdlcd-en
»ˆ¨¡avdd-1v8-disp-en
»
ˆ¨¢chargerac-present-ap
»Š¨©cros-ecec-int
»ˆ¨$trackpadtrackpad-int
»Š¨2usb-hosthost1-pwr-en
»ˆ¨«usbotg-pwren-h
»ˆ¨¬buck-5vdrv-5v
»ˆ¨–chosenserial2:115200n8memory3memory?€power-button
gpio-keys?defaultMkey-power$PowerÂ0*t5dçgpio-restart
gpio-restartÂ0
?defaultMGÈemmc-pwrseqmmc-pwrseq-emmcM‘?defaultP’ ¨sdio-pwrseqmmc-pwrseq-simple{“
Bext_clock?defaultM”P;¨vcc-5vregulator-fixedõvcc_5v*LK@BLK@\•gz
?defaultM–¨Mvcc33-sysregulator-fixed
õvcc33_sys*2Z B2Z \•¨vcc50-hdmiregulator-fixedõvcc50_hdmi\Mgz—?defaultM˜vdd-logicpwm-regulator
õvdd_logic™Ê„{£”*~ðB™pZ sound!rockchip,rockchip-audio-max98090?defaultMš›¶VEYRON-I2SÅœÝòOOž6Ÿbacklight-regulatorregulator-fixedgz’?defaultM õbacklight_regulator\J:˜¨¥panel-regulatorregulator-fixedgz
?defaultM¡õpanel_regulator\¨¦vcc18-lcdregulator-fixedgz’
?defaultM¢
õvcc18_lcd\backlightpwm-backlight[ÿmÿ„€
?defaultM£¤B@ª
¿
Ð¥¨§panelinnolux,n116bgeyokayЦݧpanel-timing×l÷çVïˆü<�
'
4
@
Jportsportendpoint
C¨¨{gpio-charger
gpio-charger
WmainsÂ0?defaultM©lid-switch
gpio-keys?defaultMªswitch-lid$LidÂ0ç*
d5vccsysregulator-fixedõvccsys¨•vcc5-host1-regulatorregulator-fixedgz0?defaultM«õvcc5_host1vcc5v-otg-regulatorregulator-fixedgz0?defaultM¬õvcc5_host2 #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type