Ð þí¸·8«°( «xKgoogle,veyron-pinky-rev2google,veyron-pinkygoogle,veyronrockchip,rk3288& 7Google Pinkyaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000­/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000ê/mmc@ff0f0000ï/mmc@ff0c0000ô/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0ú—˜™šcpusrockchip,rk3066-smp&cpu@5003cpuarm,cortex-a12?CJ^mœ@{‚rœ ¨cpu@5013cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5023cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5033cpuarm,cortex-a12?CJ^mœ@{‚r¨opp-table-0operating-points-v2°¨opp-126000000»‚›€ » opp-216000000» ßæ » opp-408000000»Q– » opp-600000000»#ÃF » opp-696000000»)|Â~ðopp-816000000»0£,ÂB@opp-1008000000»<ܐopp-1200000000»G†ŒÂÈàopp-1416000000»TfrÂO€opp-1512000000»ZJÂÐopp-1608000000»_Ø"ÂÖ opp-1704000000»eú™popp-1800000000»kIÒÂ\Àreserved-memoryÐdma-unusable@fe000000?þoscillator fixed-clock×n6çxin24mú¨ timerarm,armv7-timer0ú   ×n6+timer@ff810000rockchip,rk3288-timer?ÿ  úH {a  Bpclktimerdisplay-subsystemrockchip,display-subsystemN mmc@ff0c0000rockchip,rk3288-dw-mshcTðÑ€ {ÈDrvBbiuciuciu-driveciu-sampleb ú ?ÿ @C€mresetyokay€Šœ­È ¿ ÈZæó '4defaultB L mmc@ff0d0000rockchip,rk3288-dw-mshcTðÑ€ {ÉEswBbiuciuciu-driveciu-sampleb ú!?ÿ @Cmresetyokay€œUbxƒ4default Bæó 'mmc@ff0e0000rockchip,rk3288-dw-mshcTðÑ€ {ÊFtxBbiuciuciu-driveciu-sampleb ú"?ÿ@C‚mreset ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshcTðÑ€ {ËGuyBbiuciuciu-driveciu-sampleb ú#?ÿ@Cƒmresetyokay€ŠÈž‘œƒ4defaultBsaradc@ff100000rockchip,saradc?ÿ ú$«{I[Bsaradcapb_pclkCW msaradc-apb ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi{ARBspiclkapb_pclk½ Âtxrx ú,4defaultB!"#$?ÿyokayec@0google,cros-ec-spi?Ì& ú4defaultB%é-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelûsbs-battery@bsbs,sbs-battery?  !keyboard-controllergoogle,cros-ec-keyb6F YDs;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi{BSBspiclkapb_pclk½ Âtxrx ú-4defaultB&'()?ÿ ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi{CTBspiclkapb_pclk½  Âtxrx ú.4defaultB*+,-?ÿyokay€ flash@0jedec,spi-noréúð€?i2c@ff140000rockchip,rk3288-i2c?ÿ ú>Bi2c{M4defaultB.yokay×€“2«dtpm@20infineon,slb9645tt? Âi2c@ff150000rockchip,rk3288-i2c?ÿ ú?Bi2c{O4defaultB/yokay×€“2«,i2c@ff160000rockchip,rk3288-i2c?ÿ ú@Bi2c{P4defaultB0yokay×€“2«,ts3a227e@3b ti,ts3a227e?;&1ú4defaultB2Ú¨™trackpad@15elan,ekth3000?& ú4defaultB3å4ði2c@ff170000rockchip,rk3288-i2c?ÿ úABi2c{Q4defaultB5 ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú7þ{MUBbaudclkapb_pclk½  Âtxrx4default B678yokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú8þ{NVBbaudclkapb_pclk½  Âtxrx4defaultB9yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿi ú9þ{OWBbaudclkapb_pclk4defaultB:yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú:þ{PXBbaudclkapb_pclk½  Âtxrx4defaultB; ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú;þ{QYBbaudclkapb_pclk½ Âtxrx4defaultB<� ydisableddma-controller@ff250000arm,pl330arm,primecell?ÿ%@ú ;{ Bapb_pclk¨ thermal-zonesreserve-thermalRèhˆv=cpu-thermalRdhˆv=tripscpu_alert0†p’Ð:passive¨>cpu_alert1†$ø’Ð:passive¨?cpu_crit†† ’Ð :criticalcooling-mapsmap0>0¢ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1?0¢ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalRdhˆv=tripsgpu_alert0†4’Ð:passive¨@gpu_crit†† ’Ð :criticalcooling-mapsmap0@ ¢Aÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc?ÿ( ú%{HZBtsadcapb_pclkCŸ mtsadc-apb4initdefaultsleepBB±C»BÅÛDèèH ydisabledÿ¨=ethernet@ff290000rockchip,rk3288-gmac?ÿ)ú1macirqeth_wake_irqÛD8{—fgc˜Ä]MBstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macCB mstmmaceth ydisabledusb@ff500000 generic-ehci?ÿP ú{ÂAEFusbyokayPusb@ff520000 generic-ohci?ÿR ú){ÂAEFusb ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿT ú{ÃBotgfhostAF Fusb2-phynyokay…usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿX ú{ÁBotgfhostœ®½€€@@ AG Fusb2-phyyokayÌzÜG…usb@ff5c0000 generic-ehci?ÿ\ ú{Ä ydisableddma-controller@ff600000arm,pl330arm,primecell?ÿ`@ú ;{Á Bapb_pclk ydisabledi2c@ff650000rockchip,rk3288-i2c?ÿe ú<�Bi2c{L4defaultBHyokay×€“2«dpmic@1brockchip,rk808?çxin32kwifibt_32kin&1ú4defaultBIóðú ,8DJP\hu4‚J›J¨regulatorsDCDC_REG1¨vdd_arm·ËÝ q°õ  q¨ regulator-state-mem"DCDC_REG2¨vdd_gpu·ËÝ 5õÐ q¨regulator-state-mem"DCDC_REG3 ¨vcc135_ddr·Ëregulator-state-mem;DCDC_REG4¨vcc_18·ËÝw@õw@¨regulator-state-mem;Sw@LDO_REG1 ¨vcc33_io·ËÝ2Z õ2Z ¨4regulator-state-mem;S2Z LDO_REG3¨vdd_10·ËÝB@õB@regulator-state-mem;SB@LDO_REG7¨vdd10_lcd_pwren_h·ËÝ&% õ&% regulator-state-mem"SWITCH_REG1 ¨vcc33_lcd·Ë¨`regulator-state-mem"LDO_REG6 ¨vcc18_codec·ËÝw@õw@¨aregulator-state-mem"LDO_REG4 ¨vccio_sdÝw@õ2Z ¨regulator-state-mem"LDO_REG5 ¨vcc33_sdÝ2Z õ2Z ¨regulator-state-mem"LDO_REG8 ¨vcc33_ccd·ËÝ2Z õ2Z regulator-state-mem"SWITCH_REG2·Ë ¨vcc18_lcdregulator-state-mem"i2c@ff660000rockchip,rk3288-i2c?ÿf ú=Bi2c{N4defaultBKyokay׆ “2« max98090@10maxim,max98090?&LúBmclk{q4defaultBM¨˜pwm@ff680000rockchip,rk3288-pwm?ÿho4defaultBN{_yokay¨œpwm@ff680010rockchip,rk3288-pwm?ÿho4defaultBO{_yokay¨”pwm@ff680020rockchip,rk3288-pwm?ÿh o4defaultBP{_ ydisabledpwm@ff680030rockchip,rk3288-pwm?ÿh0o4defaultBQ{_ ydisabledsram@ff700000 mmio-sram?ÿp€Ðÿp€smp-sram@0rockchip,rk3066-smp-sram?sram@ff720000#rockchip,rk3288-pmu-srammmio-sram?ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd?ÿs¨power-controller!rockchip,rk3288-power-controllerzÌhÜ ¨epower-domain@9? È{ÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$ŽRSTUVWXYZzpower-domain@11? {ÏopŽ[\zpower-domain@12? {ÐÜŽ]zpower-domain@13? {ÀŽ^_zreboot-modesyscon-reboot-mode•”œRBèRBöRBà ÆRBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon?ÿtclock-controller@ff760000rockchip,rk3288-cru?ÿv{ Bxin24mÛDúÒHÌÑÝjÒÞk$ß#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ¨syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd?ÿw¨Dedp-phyrockchip,rk3288-dp-phy{hB24môyokay¨uio-domains"rockchip,rk3288-io-voltage-domainyokayÿ4   "4 24 @` L Xa eusbphyrockchip,rk3288-usb-phyyokayusb-phy@320ô? {]BphyclkúC… mphy-reset¨Gusb-phy@334ô?4{^BphyclkúCˆ mphy-reset¨Eusb-phy@348ô?H{_BphyclkúC‹ mphy-reset¨Fwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt?ÿ€{p úOyokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif?ÿ‹ s{TÐ Bmclkhclk½bÂtx ú64defaultBcÛD ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s?ÿ‰ s ú5{RÎBi2s_clki2s_hclk½bbÂtxrx4defaultBd „ Ÿyokay¨—crypto@ff8a0000rockchip,rk3288-crypto?ÿŠ@ ú0 {ÇÍ}ÁBaclkhclksclkapb_pclkC® mcrypto-rstiommu@ff900800rockchip,iommu?ÿ@ ú{ÊÔ Baclkiface ¹ ydisablediommu@ff914000rockchip,iommu ?ÿ‘@ÿ‘P ú{ÍÕ Baclkiface ¹ Æ ydisabledrga@ff920000rockchip,rk3288-rga?ÿ’€ ú{ÈÖjBaclkhclksclk áe Cilm mcoreaxiahbvop@ff930000rockchip,rk3288-vop ?ÿ“œÿ“ ú{žÑBaclk_vopdclk_vophclk_vop áe Cdef maxiahbdclk ïfyokayport¨ endpoint@0? ög¨{endpoint@1? öh¨vendpoint@2? öi¨pendpoint@3? öj¨siommu@ff930300rockchip,iommu?ÿ“ ú{ÅÑ Baclkiface áe  ¹yokay¨fvop@ff940000rockchip,rk3288-vop ?ÿ”œÿ” ú{Æ¿ÒBaclk_vopdclk_vophclk_vop áe C°±² maxiahbdclk ïkyokayport¨ endpoint@0? öl¨|endpoint@1? öm¨wendpoint@2? ön¨qendpoint@3? öo¨tiommu@ff940300rockchip,iommu?ÿ” ú{ÆÒ Baclkiface áe  ¹yokay¨kdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi?ÿ–@ ú{~d Brefpclk áe ÛD ydisabledportsport@0?endpoint@0? öp¨iendpoint@1? öq¨nport@1?lvds@ff96c000rockchip,rk3288-lvds?ÿ–À@{g Bpclk_lvds4lcdcBr áe ÛD ydisabledportsport@0?endpoint@0? ös¨jendpoint@1? öt¨oport@1?dp@ff970000rockchip,rk3288-dp?ÿ—@ úb{icBdppclkAuFdp áe ComdpÛDyokay portsport@0?endpoint@0? öv¨hendpoint@1? öw¨mport@1?endpoint@0? öx¨žhdmi@ff980000rockchip,rk3288-dw-hdmi?ÿ˜ úg{hmnBiahbisfrcec áe ÛD syokay4defaultunwedgeBy±z¨športsport@0?endpoint@0? ö{¨gendpoint@1? ö|¨lport@1?video-codec@ff9a0000rockchip,rk3288-vpu?ÿšú   1vepuvdpu{ÐÜ Baclkhclk ï} áe iommu@ff9a0800rockchip,iommu?ÿš ú {ÐÜ Baclkiface ¹ áe ¨}iommu@ff9c0440rockchip,iommu ?ÿœ@@ÿœ€@ úo{ÏÛ Baclkiface ¹ ydisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760?ÿ£$ú 1jobmmugpu{ÀJ~^ áe yokay ¨Aopp-table-1operating-points-v2¨~opp-100000000»õáÂ~ðopp-200000000» ëÂÂ~ðopp-300000000»á£ÂB@opp-400000000»ׄÂÈàopp-600000000»#ÃFÂÐqos@ffaa0000rockchip,rk3288-qossyscon?ÿª ¨^qos@ffaa0080rockchip,rk3288-qossyscon?ÿª€ ¨_qos@ffad0000rockchip,rk3288-qossyscon?ÿ­ ¨Sqos@ffad0100rockchip,rk3288-qossyscon?ÿ­ ¨Tqos@ffad0180rockchip,rk3288-qossyscon?ÿ­€ ¨Uqos@ffad0400rockchip,rk3288-qossyscon?ÿ­ ¨Vqos@ffad0480rockchip,rk3288-qossyscon?ÿ­€ ¨Wqos@ffad0500rockchip,rk3288-qossyscon?ÿ­ ¨Rqos@ffad0800rockchip,rk3288-qossyscon?ÿ­ ¨Xqos@ffad0880rockchip,rk3288-qossyscon?ÿ­€ ¨Yqos@ffad0900rockchip,rk3288-qossyscon?ÿ­ ¨Zqos@ffae0000rockchip,rk3288-qossyscon?ÿ® ¨]qos@ffaf0000rockchip,rk3288-qossyscon?ÿ¯ ¨[qos@ffaf0080rockchip,rk3288-qossyscon?ÿ¯€ ¨\dma-controller@ffb20000arm,pl330arm,primecell?ÿ²@ú ;{Á Bapb_pclk¨befuse@ffb40000rockchip,rk3288-efuse?ÿ´ {q Bpclk_efusecpu-id@7?cpu_leakage@17?interrupt-controller@ffc01000 arm,gic-400  1@?ÿÀÿÀ ÿÀ@ ÿÀ`  ú ¨pinctrlrockchip,rk3288-pinctrlÛD&Ð4defaultsleepB€‚ƒ„±€‚…†gpio@ff750000rockchip,gpio-bank?ÿu úQ{@ B R  1¨1gpio@ff780000rockchip,gpio-bank?ÿx úR{A B R  1gpio@ff790000rockchip,gpio-bank?ÿy úS{B B R  1gpio@ff7a0000rockchip,gpio-bank?ÿz úT{C B R  1gpio@ff7b0000rockchip,gpio-bank?ÿ{ úU{D B R  1¨’gpio@ff7c0000rockchip,gpio-bank?ÿ| úV{E B R  1gpio@ff7d0000rockchip,gpio-bank?ÿ} úW{F B R  1¨Lgpio@ff7e0000rockchip,gpio-bank?ÿ~ úX{G B R  1¨ gpio@ff7f0000rockchip,gpio-bank?ÿ úY{H B R  1hdmihdmi-cec-c0 ^‡hdmi-cec-c7 ^‡hdmi-ddc ^‡‡¨yhdmi-ddc-unwedge ^ˆ‡¨zpcfg-output-low l¨ˆpcfg-pull-up w¨‰pcfg-pull-down „¨‹pcfg-pull-none “¨‡pcfg-pull-none-12ma “   ¨suspendglobal-pwroff ^‡¨‚ddrio-pwroff ^‡¨ddr0-retention ^‰¨€ddr1-retention ^‰suspend-l-wake ^ˆ¨ƒsuspend-l-sleep ^Š¨…edpedp-hpd ^ ‹i2c0i2c0-xfer ^‡‡¨Hi2c1i2c1-xfer ^‡‡¨.i2c2i2c2-xfer ^ ‡ ‡¨Ki2c3i2c3-xfer ^‡‡¨/i2c4i2c4-xfer ^‡‡¨0i2c5i2c5-xfer ^‡‡¨5i2s0i2s0-bus` ^‡‡‡‡‡‡¨dlcdclcdc-ctl@ ^‡‡‡‡¨rsdmmcsdmmc-clk ^Œ¨sdmmc-cmd ^Œ¨sdmmc-cd ^‰sdmmc-bus1 ^‰sdmmc-bus4@ ^ŒŒŒŒ¨sdmmc-cd-disabled ^‡¨sdmmc-cd-pin ^‡¨sdmmc-wp-pin ^ ‰¨sdio0sdio0-bus1 ^‰sdio0-bus4@ ^ŒŒŒŒ¨sdio0-cmd ^Œ¨sdio0-clk ^Œ¨sdio0-cd ^‰sdio0-wp ^‰sdio0-pwr ^‰sdio0-bkpwr ^‰sdio0-int ^‰wifienable-h ^‡¨‘bt-enable-l ^‡bt-host-wake ^‹bt-host-wake-l ^‡bt-dev-wake-sleep ^ˆ¨†bt-dev-wake-awake ^Š¨„bt-dev-wake ^‡sdio1sdio1-bus1 ^‰sdio1-bus4@ ^‰‰‰‰sdio1-cd ^‰sdio1-wp ^‰sdio1-bkpwr ^‰sdio1-int ^‰sdio1-cmd ^‰sdio1-clk ^‡sdio1-pwr ^ ‰emmcemmc-clk ^Œ¨emmc-cmd ^Œ¨emmc-pwr ^ ‰emmc-bus1 ^‰emmc-bus4@ ^‰‰‰‰emmc-bus8€ ^ŒŒŒŒŒŒŒŒ¨emmc-reset ^ ‰¨spi0spi0-clk ^ ‰¨!spi0-cs0 ^ ‰¨$spi0-tx ^‰¨"spi0-rx ^‰¨#spi0-cs1 ^‰spi1spi1-clk ^ ‰¨&spi1-cs0 ^ ‰¨)spi1-rx ^‰¨(spi1-tx ^‰¨'spi2spi2-cs1 ^‰spi2-clk ^‰¨*spi2-cs0 ^‰¨-spi2-rx ^‰¨,spi2-tx ^ ‰¨+uart0uart0-xfer ^‰‡¨6uart0-cts ^‰¨7uart0-rts ^‡¨8uart1uart1-xfer ^‰ ‡¨9uart1-cts ^ ‰uart1-rts ^ ‡uart2uart2-xfer ^‰‡¨:uart3uart3-xfer ^‰‡¨;uart3-cts ^ ‰uart3-rts ^ ‡uart4uart4-xfer ^‰‡¨<�uart4-cts ^ ‰uart4-rts ^ ‡tsadcotp-pin ^ ‡¨Botp-out ^ ‡¨Cpwm0pwm0-pin ^‡¨Npwm1pwm1-pin ^‡¨Opwm2pwm2-pin ^‡¨Ppwm3pwm3-pin ^‡¨Qgmacrgmii-pinsð ^‡‡‡‡‡‡‡ ‡‡rmii-pins  ^‡‡‡‡‡‡‡‡‡‡spdifspdif-tx ^ ‡¨cpcfg-pull-none-drv-8ma “  ¨Œpcfg-pull-up-drv-8ma w  pcfg-output-high ¯¨Šbuttonspwr-key-l ^‰¨Žap-lid-int-l ^‰¨¡pwr-key-h ^‡¨ pmicpmic-int-l ^‰¨Irebootap-warm-reset-h ^ ‡¨recovery-switchrec-mode-l ^ ‰tpmtpm-int-h ^‡write-protectfw-wp-ap ^‡codechp-det ^‰¨–int-codec ^‹¨Mmic-det ^ ‰¨•headsetts3a227e-int-l ^‰¨2backlightbl-en ^‡¨›chargerac-present-ap ^‰¨Ÿcros-ecec-int ^‡¨%trackpadtrackpad-int ^‰¨3usb-hosthost1-pwr-en ^ ‡¨¢usbotg-pwren-h ^ ‡¨£chosen »serial2:115200n8memory3memory?€power-button gpio-keys4defaultBŽkey-power ÇPower Â1 Ít Ødðgpio-restart gpio-restart Â1 4defaultB êÈsdio-pwrseqmmc-pwrseq-simple{ Bext_clock4defaultB‘ ó’¨vcc-5vregulator-fixed¨vcc_5v·ËÝLK@õLK@ ÿ“¨Jvcc33-sysregulator-fixed ¨vcc33_sys·ËÝ2Z õ2Z  ÿ“¨vcc50-hdmiregulator-fixed ¨vcc50_hdmi·Ë ÿJvdd-logicpwm-regulator ¨vdd_logic ”Ê  { .”·ËÝ~ðõ™p  sound!rockchip,rockchip-audio-max980904defaultB•– AVEYRON-I2S P— h˜ }L “L  ª™ Ášbacklightpwm-backlight Õÿ çÿ þ€  4defaultB› œB@ $  9 ¨panelinnolux,n116bgeyokay J` Wpanel-timing×l÷ aV iˆ v<� ‚ Œ ™ ¡ ®  º  Äportsportendpoint öž¨xgpio-charger gpio-charger Ñmains Â14defaultBŸlid-switch gpio-keys4defaultB ¡switch-lid ÇLid Â1ð Í Þ Økey-power Â1vccsysregulator-fixed¨vccsysË·¨“vcc5-host1-regulatorregulator-fixed ï 1 4defaultB¢ ¨vcc5_host1·Ëvcc5v-otg-regulatorregulator-fixed ï 1 4defaultB£ ¨vcc5_host2·Ë #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplypinctrl-namespinctrl-0wp-gpioscap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removabledisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-typeenable-active-highgpio