Ð þíÄ[8· ( ;¶èµgoogle,veyron-mighty-rev5google,veyron-mighty-rev4google,veyron-mighty-rev3google,veyron-mighty-rev2google,veyron-mighty-rev1google,veyron-mightygoogle,veyronrockchip,rk3288&7Google Mightyaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000­/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000ê/mmc@ff0f0000ï/mmc@ff0c0000ô/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0ú—˜™šcpusrockchip,rk3066-smp&cpu@5003cpuarm,cortex-a12?CJ^mœ@{‚rœ ¨cpu@5013cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5023cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5033cpuarm,cortex-a12?CJ^mœ@{‚r¨opp-table-0operating-points-v2°¨opp-126000000»‚›€ » opp-216000000» ßæ » opp-408000000»Q– » opp-600000000»#ÃF » opp-696000000»)|Â~ðopp-816000000»0£,ÂB@opp-1008000000»<ܐopp-1200000000»G†ŒÂÈàopp-1416000000»TfrÂO€opp-1512000000»ZJÂÐopp-1608000000»_Ø"ÂÖ opp-1704000000»eú™popp-1800000000»kIÒÂ\Àreserved-memoryÐdma-unusable@fe000000?þoscillator fixed-clock×n6çxin24mú¨ timerarm,armv7-timer0ú   ×n6+timer@ff810000rockchip,rk3288-timer?ÿ  úH {a  Bpclktimerdisplay-subsystemrockchip,display-subsystemN mmc@ff0c0000rockchip,rk3288-dw-mshcTðÑ€ {ÈDrvBbiuciuciu-driveciu-sampleb ú ?ÿ @C€mresetyokay€Šœ­È ¿ ÈZæó '4defaultB L mmc@ff0d0000rockchip,rk3288-dw-mshcTðÑ€ {ÉEswBbiuciuciu-driveciu-sampleb ú!?ÿ @Cmresetyokay€œUbxƒ4default Bæó 'btmrvl@2marvell,sd8897-bt?&ú‘ 4defaultBmmc@ff0e0000rockchip,rk3288-dw-mshcTðÑ€ {ÊFtxBbiuciuciu-driveciu-sampleb ú"?ÿ@C‚mreset ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshcTðÑ€ {ËGuyBbiuciuciu-driveciu-sampleb ú#?ÿ@Cƒmresetyokay€ŠÈž¤¯xƒ4default B !saradc@ff100000rockchip,saradc?ÿ ú$¾{I[Bsaradcapb_pclkCW msaradc-apb ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi{ARBspiclkapb_pclkÐ" " Õtxrx ú,4defaultB#$%&?ÿyokayec@0google,cros-ec-spi?ß& ú4defaultB'ü-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelsbs-battery@bsbs,sbs-battery?  4keyboard-controllergoogle,cros-ec-keybIY lD†;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi{BSBspiclkapb_pclkÐ" "Õtxrx ú-4defaultB()*+?ÿ ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi{CTBspiclkapb_pclkÐ""Õtxrx ú.4defaultB,-./?ÿyokay“ flash@0jedec,spi-norüúð€?i2c@ff140000rockchip,rk3288-i2c?ÿ ú>Bi2c{M4defaultB0yokay×€¦2¾dtpm@20infineon,slb9645tt? Õi2c@ff150000rockchip,rk3288-i2c?ÿ ú?Bi2c{O4defaultB1 ydisabledi2c@ff160000rockchip,rk3288-i2c?ÿ ú@Bi2c{P4defaultB2yokay×€¦2¾,ts3a227e@3b ti,ts3a227e?;&3ú4defaultB4í¨¢trackpad@15elan,ekth3000?& ú4defaultB5ø6i2c@ff170000rockchip,rk3288-i2c?ÿ úABi2c{Q4defaultB7 ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú7{MUBbaudclkapb_pclkÐ""Õtxrx4default B89:yokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú8{NVBbaudclkapb_pclkÐ""Õtxrx4defaultB;yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿi ú9{OWBbaudclkapb_pclk4defaultB<�yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú:{PXBbaudclkapb_pclkÐ""Õtxrx4defaultB= ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú;{QYBbaudclkapb_pclkÐ" " Õtxrx4defaultB> ydisableddma-controller@ff250000arm,pl330arm,primecell?ÿ%@ú(3N{ Bapb_pclk¨"thermal-zonesreserve-thermaleè{ˆ‰?cpu-thermaled{ˆ‰?tripscpu_alert0™p¥Ð:passive¨@cpu_alert1™$ø¥Ð:passive¨Acpu_crit™† ¥Ð :criticalcooling-mapsmap0°@0µÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1°A0µÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermaled{ˆ‰?tripsgpu_alert0™4¥Ð:passive¨Bgpu_crit™† ¥Ð :criticalcooling-mapsmap0°B µCÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc?ÿ( ú%{HZBtsadcapb_pclkCŸ mtsadc-apb4initdefaultsleepBDÄEÎDØîFûèHyokay)¨?ethernet@ff290000rockchip,rk3288-gmac?ÿ)úDmacirqeth_wake_irqîF8{—fgc˜Ä]MBstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macCB mstmmaceth ydisabledusb@ff500000 generic-ehci?ÿP ú{ÂTGYusbyokaycusb@ff520000 generic-ohci?ÿR ú){ÂTGYusb ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿT ú{ÃBotgyhostTH Yusb2-phyyokay˜usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿX ú{ÁBotgyhost¯ÁЀ€@@ TI Yusb2-phyyokayßzïI˜usb@ff5c0000 generic-ehci?ÿ\ ú{Ä ydisableddma-controller@ff600000arm,pl330arm,primecell?ÿ`@ú(3N{Á Bapb_pclk ydisabledi2c@ff650000rockchip,rk3288-i2c?ÿe ú<�Bi2c{L4defaultBJyokay×€¦2¾dpmic@1brockchip,rk808?çxin32kwifibt_32kin&3ú4default BKLMú'3?KWNco{ˆ6•¢N®N» ¨—regulatorsDCDC_REG1Åvdd_armÔèú q° *q¨ regulator-state-mem?DCDC_REG2Åvdd_gpuÔèú 5Ð*q¨„regulator-state-mem?DCDC_REG3 Åvcc135_ddrÔèregulator-state-memXDCDC_REG4Åvcc_18Ôèúw@w@¨regulator-state-memXpw@LDO_REG1 Åvcc33_ioÔèú2Z 2Z ¨6regulator-state-memXp2Z LDO_REG3Åvdd_10ÔèúB@B@regulator-state-memXpB@LDO_REG7Åvdd10_lcd_pwren_hÔèú&% &% regulator-state-mem?SWITCH_REG1 Åvcc33_lcdÔè¨dregulator-state-mem?LDO_REG6 Åvcc18_codecÔèúw@w@¨eregulator-state-mem?LDO_REG4 Åvccio_sdúw@2Z ¨regulator-state-mem?LDO_REG5 Åvcc33_sdú2Z 2Z ¨regulator-state-mem?LDO_REG8 Åvcc33_ccdÔèú2Z 2Z regulator-state-mem?LDO_REG2Åmic_vccÔèúw@w@regulator-state-mem?i2c@ff660000rockchip,rk3288-i2c?ÿf ú=Bi2c{N4defaultBOyokay׆ ¦2¾ max98090@10maxim,max98090?&PúBmclk{q4defaultBQ¨¡pwm@ff680000rockchip,rk3288-pwm?ÿhŒ4defaultBR{_yokay¨¨pwm@ff680010rockchip,rk3288-pwm?ÿhŒ4defaultBS{_yokay¨pwm@ff680020rockchip,rk3288-pwm?ÿh Œ4defaultBT{_ ydisabledpwm@ff680030rockchip,rk3288-pwm?ÿh0Œ4defaultBU{_ ydisabledsram@ff700000 mmio-sram?ÿp€Ðÿp€smp-sram@0rockchip,rk3066-smp-sram?sram@ff720000#rockchip,rk3288-pmu-srammmio-sram?ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd?ÿs¨power-controller!rockchip,rk3288-power-controller—ßhï ¨ipower-domain@9? È{ÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$«VWXYZ[\]^—power-domain@11? {Ïop«_`—power-domain@12? {ÐÜ«a—power-domain@13? {À«bc—reboot-modesyscon-reboot-mode²”¹RBÃÅRBÃÓRBà ãRBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon?ÿtclock-controller@ff760000rockchip,rk3288-cru?ÿv{ Bxin24mîFúïHßÑÝjÒÞk$ü#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ¨syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd?ÿw¨Fedp-phyrockchip,rk3288-dp-phy{hB24m yokay¨yio-domains"rockchip,rk3288-io-voltage-domainyokay 6 & 1 ?6 O6 ]d i ue ‚usbphyrockchip,rk3288-usb-phyyokayusb-phy@320 ? {]BphyclkúC… mphy-reset¨Iusb-phy@334 ?4{^BphyclkúCˆ mphy-reset¨Gusb-phy@348 ?H{_BphyclkúC‹ mphy-reset¨Hwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt?ÿ€{p úOyokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif?ÿ‹ {TÐ BmclkhclkÐfÕtx ú64defaultBgîF ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s?ÿ‰  ú5{RÎBi2s_clki2s_hclkÐffÕtxrx4defaultBh ¡ ¼yokay¨ crypto@ff8a0000rockchip,rk3288-crypto?ÿŠ@ ú0 {ÇÍ}ÁBaclkhclksclkapb_pclkC® mcrypto-rstiommu@ff900800rockchip,iommu?ÿ@ ú{ÊÔ Baclkiface Ö ydisablediommu@ff914000rockchip,iommu ?ÿ‘@ÿ‘P ú{ÍÕ Baclkiface Ö ã ydisabledrga@ff920000rockchip,rk3288-rga?ÿ’€ ú{ÈÖjBaclkhclksclk þi Cilm mcoreaxiahbvop@ff930000rockchip,rk3288-vop ?ÿ“œÿ“ ú{žÑBaclk_vopdclk_vophclk_vop þi Cdef maxiahbdclk jyokayport¨ endpoint@0? k¨€endpoint@1? l¨{endpoint@2? m¨tendpoint@3? n¨wiommu@ff930300rockchip,iommu?ÿ“ ú{ÅÑ Baclkiface þi  Öyokay¨jvop@ff940000rockchip,rk3288-vop ?ÿ”œÿ” ú{Æ¿ÒBaclk_vopdclk_vophclk_vop þi C°±² maxiahbdclk oyokayport¨ endpoint@0? p¨endpoint@1? q¨|endpoint@2? r¨uendpoint@3? s¨xiommu@ff940300rockchip,iommu?ÿ” ú{ÆÒ Baclkiface þi  Öyokay¨odsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi?ÿ–@ ú{~d Brefpclk þi îF ydisabledportsport@0?endpoint@0? t¨mendpoint@1? u¨rport@1?lvds@ff96c000rockchip,rk3288-lvds?ÿ–À@{g Bpclk_lvds4lcdcBv þi îF ydisabledportsport@0?endpoint@0? w¨nendpoint@1? x¨sport@1?dp@ff970000rockchip,rk3288-dp?ÿ—@ úb{icBdppclkTyYdp þi ComdpîFyokay4defaultBzportsport@0?endpoint@0? {¨lendpoint@1? |¨qport@1?endpoint@0? }¨¬hdmi@ff980000rockchip,rk3288-dw-hdmi?ÿ˜ úg{hmnBiahbisfrcec þi îF yokay4defaultunwedgeB~Ĩ£portsport@0?endpoint@0? €¨kendpoint@1? ¨pport@1?video-codec@ff9a0000rockchip,rk3288-vpu?ÿšú   Dvepuvdpu{ÐÜ Baclkhclk ‚ þi iommu@ff9a0800rockchip,iommu?ÿš ú {ÐÜ Baclkiface Ö þi ¨‚iommu@ff9c0440rockchip,iommu ?ÿœ@@ÿœ€@ úo{ÏÛ Baclkiface Ö ydisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760?ÿ£$ú Djobmmugpu{ÀJƒ^ þi yokay #„¨Copp-table-1operating-points-v2¨ƒopp-100000000»õáÂ~ðopp-200000000» ëÂÂ~ðopp-300000000»á£ÂB@opp-400000000»ׄÂÈàopp-600000000»#ÃFÂÐqos@ffaa0000rockchip,rk3288-qossyscon?ÿª ¨bqos@ffaa0080rockchip,rk3288-qossyscon?ÿª€ ¨cqos@ffad0000rockchip,rk3288-qossyscon?ÿ­ ¨Wqos@ffad0100rockchip,rk3288-qossyscon?ÿ­ ¨Xqos@ffad0180rockchip,rk3288-qossyscon?ÿ­€ ¨Yqos@ffad0400rockchip,rk3288-qossyscon?ÿ­ ¨Zqos@ffad0480rockchip,rk3288-qossyscon?ÿ­€ ¨[qos@ffad0500rockchip,rk3288-qossyscon?ÿ­ ¨Vqos@ffad0800rockchip,rk3288-qossyscon?ÿ­ ¨\qos@ffad0880rockchip,rk3288-qossyscon?ÿ­€ ¨]qos@ffad0900rockchip,rk3288-qossyscon?ÿ­ ¨^qos@ffae0000rockchip,rk3288-qossyscon?ÿ® ¨aqos@ffaf0000rockchip,rk3288-qossyscon?ÿ¯ ¨_qos@ffaf0080rockchip,rk3288-qossyscon?ÿ¯€ ¨`dma-controller@ffb20000arm,pl330arm,primecell?ÿ²@ú(3N{Á Bapb_pclk¨fefuse@ffb40000rockchip,rk3288-efuse?ÿ´ {q Bpclk_efusecpu-id@7?cpu_leakage@17?interrupt-controller@ffc01000 arm,gic-400 / D@?ÿÀÿÀ ÿÀ@ ÿÀ`  ú ¨pinctrlrockchip,rk3288-pinctrlîF&Ð4defaultsleepB…†‡ˆ‰Ä…†‡Š‹gpio@ff750000rockchip,gpio-bank?ÿu úQ{@ U e / Dç qPMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT¨3gpio@ff780000rockchip,gpio-bank?ÿx úR{A U e / Dgpio@ff790000rockchip,gpio-bank?ÿy úS{B U e / DM qCONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_EN¨–gpio@ff7a0000rockchip,gpio-bank?ÿz úT{C U e / D‚ qFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank?ÿ{ úU{D U e / D³ qUART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKE¨gpio@ff7c0000rockchip,gpio-bank?ÿ| úV{E U e / DA qSPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_EN¨›gpio@ff7d0000rockchip,gpio-bank?ÿ} úW{F U e / D° qI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMD¨Pgpio@ff7e0000rockchip,gpio-bank?ÿ~ úX{G U e / Dâ qLCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD¨ gpio@ff7f0000rockchip,gpio-bank?ÿ úY{H U e / D^ qRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 Œhdmi-cec-c7 Œhdmi-ddc ŒŒ¨~hdmi-ddc-unwedge Œ¨vcc50-hdmi-en Œ¨œpcfg-output-low ¨pcfg-pull-up š¨Žpcfg-pull-down §¨pcfg-pull-none ¶¨Œpcfg-pull-none-12ma ¶ à ¨’suspendglobal-pwroff Œ¨‡ddrio-pwroff Œ¨†ddr0-retention Ž¨…ddr1-retention Žsuspend-l-wake ¨ˆsuspend-l-sleep ¨Šedpedp-hpd  ¨zi2c0i2c0-xfer ŒŒ¨Ji2c1i2c1-xfer ŒŒ¨0i2c2i2c2-xfer  Œ Œ¨Oi2c3i2c3-xfer ŒŒ¨1i2c4i2c4-xfer ŒŒ¨2i2c5i2c5-xfer ŒŒ¨7i2s0i2s0-bus` ŒŒŒŒŒŒ¨hlcdclcdc-ctl@ ŒŒŒŒ¨vsdmmcsdmmc-clk ‘¨sdmmc-cmd ‘¨sdmmc-cd Žsdmmc-bus1 Žsdmmc-bus4@ ‘‘‘‘¨sdmmc-cd-disabled Œ¨sdmmc-cd-pin Œ¨sdmmc-wp-pin  Ž¨sdio0sdio0-bus1 Žsdio0-bus4@ ‘‘‘‘¨sdio0-cmd ‘¨sdio0-clk ‘¨sdio0-cd Žsdio0-wp Žsdio0-pwr Žsdio0-bkpwr Žsdio0-int Žwifienable-h Œ¨˜bt-enable-l Œbt-host-wake bt-host-wake-l Œ¨bt-dev-wake-sleep ¨‹bt-dev-wake-awake ¨‰bt-dev-wake Œsdio1sdio1-bus1 Žsdio1-bus4@ ŽŽŽŽsdio1-cd Žsdio1-wp Žsdio1-bkpwr Žsdio1-int Žsdio1-cmd Žsdio1-clk Œsdio1-pwr  Žemmcemmc-clk ‘¨emmc-cmd ‘¨ emmc-pwr  Žemmc-bus1 Žemmc-bus4@ ŽŽŽŽemmc-bus8€ ‘‘‘‘‘‘‘‘¨!emmc-reset  Œ¨•spi0spi0-clk  Ž¨#spi0-cs0  Ž¨&spi0-tx Ž¨$spi0-rx Ž¨%spi0-cs1 Žspi1spi1-clk  Ž¨(spi1-cs0  Ž¨+spi1-rx Ž¨*spi1-tx Ž¨)spi2spi2-cs1 Žspi2-clk Ž¨,spi2-cs0 Ž¨/spi2-rx Ž¨.spi2-tx  Ž¨-uart0uart0-xfer ŽŒ¨8uart0-cts Ž¨9uart0-rts Œ¨:uart1uart1-xfer Ž Œ¨;uart1-cts  Žuart1-rts  Œuart2uart2-xfer ŽŒ¨<�uart3uart3-xfer ŽŒ¨=uart3-cts  Žuart3-rts  Œuart4uart4-xfer ŽŒ¨>uart4-cts  Žuart4-rts  Œtsadcotp-pin  Œ¨Dotp-out  Œ¨Epwm0pwm0-pin Œ¨Rpwm1pwm1-pin Œ¨Spwm2pwm2-pin Œ¨Tpwm3pwm3-pin Œ¨Ugmacrgmii-pins𠁌ŒŒŒ’’’’ŒŒŒ ’’ŒŒrmii-pins  ŒŒŒŒŒŒŒŒŒŒspdifspdif-tx  Œ¨gpcfg-pull-none-drv-8ma ¶ è‘pcfg-pull-up-drv-8ma š Ãpcfg-output-high Ò¨buttonspwr-key-l Ž¨“ap-lid-int-l Ž¨®pmicpmic-int-l Ž¨Kdvs-1  ¨Ldvs-2 ¨Mrebootap-warm-reset-h  Œ¨”recovery-switchrec-mode-l  Žtpmtpm-int-h Œwrite-protectfw-wp-ap Œcodechp-det Ž¨Ÿint-codec ¨Qmic-det  Ž¨žheadsetts3a227e-int-l Ž¨4backlightbl_pwr_en  Œ¨¤bl-en Œ¨§lcdlcd-en Œ¨¥avdd-1v8-disp-en  Œ¨¦chargerac-present-ap Ž¨­cros-ecec-int Œ¨'trackpadtrackpad-int Ž¨5usb-hosthost1-pwr-en  Œ¨¯usbotg-pwren-h  Œ¨°buck-5vdrv-5v Œ¨šchosen Þserial2:115200n8memory3memory?€power-button gpio-keys4defaultB“key-power êPower Â3 ðt ûdgpio-restart gpio-restart Â3 4defaultB” Èemmc-pwrseqmmc-pwrseq-emmcB•4default – ¨sdio-pwrseqmmc-pwrseq-simple{— Bext_clock4defaultB˜ ¨vcc-5vregulator-fixedÅvcc_5vÔèúLK@LK@ "™ - @ 4defaultBš¨Nvcc33-sysregulator-fixed Åvcc33_sysÔèú2Z 2Z  "™¨vcc50-hdmiregulator-fixed Åvcc50_hdmiÔè "N - @›4defaultBœvdd-logicpwm-regulator Åvdd_logic EÊ J U{ i”Ôèú~ð™p* sound!rockchip,rockchip-audio-max980904defaultBžŸ |VEYRON-I2S ‹  £¡ ¸P ÎP  å¢ ü£backlight-regulatorregulator-fixed - @– 4defaultB¤Åbacklight_regulator " :˜¨©panel-regulatorregulator-fixed - @ 4defaultB¥Åpanel_regulator "¨ªvcc18-lcdregulator-fixed - @– 4defaultB¦ Åvcc18_lcdÔè "backlightpwm-backlight !ÿ 3÷ J€ c 4defaultB§ E¨B@ p  …  –©¨«panelinnolux,n116bgeyokay –ª £«panel-timing×l÷ ­V µˆ Â<� Î Ø å í ú    portsportendpoint ¬¨}gpio-charger gpio-charger mains Â34defaultB­lid-switch gpio-keys4defaultB®switch-lid êLid Â3 ð * ûvccsysregulator-fixedÅvccsysèÔ¨™vcc5-host1-regulatorregulator-fixed - @3 4defaultB¯ Åvcc5_host1Ôèvcc5v-otg-regulatorregulator-fixed - @3 4defaultB° Åvcc5_host2Ôè #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplypinctrl-namespinctrl-0wp-gpioscap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemarvell,wakeup-pindisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type