Ð
þíÃæ8¶´(
2¶|£google,veyron-jaq-rev5google,veyron-jaq-rev4google,veyron-jaq-rev3google,veyron-jaq-rev2google,veyron-jaq-rev1google,veyron-jaqgoogle,veyronrockchip,rk3288&7Google Jaqaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000ê/mmc@ff0f0000ï/mmc@ff0c0000ô/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0ú—˜™šcpusrockchip,rk3066-smp&cpu@5003cpuarm,cortex-a12?CJ^mœ@{‚rœ ¨cpu@5013cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5023cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5033cpuarm,cortex-a12?CJ^mœ@{‚r¨opp-table-0operating-points-v2°¨opp-126000000»‚›€Â
» opp-216000000»ßæÂ
» opp-408000000»Q–Â
» opp-600000000»#ÃFÂ
» opp-696000000»)|Â~ðopp-816000000»0£,ÂB@opp-1008000000»<ÜÂopp-1200000000»G†ŒÂÈàopp-1416000000»TfrÂO€opp-1512000000»ZJÂÐopp-1608000000»_Ø"ÂÖ opp-1704000000»eú™popp-1800000000»kIÒÂ\Àreserved-memoryÐdma-unusable@fe000000?þoscillatorfixed-clock×n6çxin24mú¨
timerarm,armv7-timer0ú
×n6+timer@ff810000rockchip,rk3288-timer?ÿ úH{a
Bpclktimerdisplay-subsystemrockchip,display-subsystemNmmc@ff0c0000rockchip,rk3288-dw-mshcTðÑ€ {ÈDrvBbiuciuciu-driveciu-samplebú ?ÿ@C€mresetyokay€ŠœÈ¿
ÈZæó
'4?defaultMmmc@ff0d0000rockchip,rk3288-dw-mshcTðÑ€ {ÉEswBbiuciuciu-driveciu-samplebú!?ÿ
@Cmresetyokay€œWdz…?defaultMæó
'btmrvl@2marvell,sd8897-bt?&ú“
?defaultMmmc@ff0e0000rockchip,rk3288-dw-mshcTðÑ€ {ÊFtxBbiuciuciu-driveciu-samplebú"?ÿ@C‚mreset ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshcTðÑ€ {ËGuyBbiuciuciu-driveciu-samplebú#?ÿ@Cƒmresetyokay€ŠÈž4¦z…?defaultM saradc@ff100000rockchip,saradc?ÿú$µ{I[Bsaradcapb_pclkCWmsaradc-apb ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi{ARBspiclkapb_pclkÇ!!Ìtxrxú,?defaultM"#$%?ÿyokayec@0google,cros-ec-spi?Ö&
ú?defaultM&ó-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelsbs-battery@bsbs,sbs-battery?+keyboard-controllergoogle,cros-ec-keyb@P
cD};<=>?@A B CD}0Y1
d"#(\V
|}) Ž+^a !%$' &
+,./-32*5 49
8lj6 gispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi{BSBspiclkapb_pclkÇ!
!Ìtxrxú-?defaultM'()*?ÿ ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi{CTBspiclkapb_pclkÇ!!Ìtxrxú.?defaultM+,-.?ÿyokayŠflash@0jedec,spi-noróúð€?i2c@ff140000rockchip,rk3288-i2c?ÿú>Bi2c{M?defaultM/yokay×€2µdtpm@20infineon,slb9645tt? Ìi2c@ff150000rockchip,rk3288-i2c?ÿú?Bi2c{O?defaultM0 ydisabledi2c@ff160000rockchip,rk3288-i2c?ÿú@Bi2c{P?defaultM1yokay×€2µ,ts3a227e@3bti,ts3a227e?;&2ú?defaultM3䨡trackpad@15elan,ekth3000?&
ú?defaultM4ï5úi2c@ff170000rockchip,rk3288-i2c?ÿúABi2c{Q?defaultM6 ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿú7{MUBbaudclkapb_pclkÇ!!Ìtxrx?defaultM789yokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿú8{NVBbaudclkapb_pclkÇ!!Ìtxrx?defaultM:yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿiú9{OWBbaudclkapb_pclk?defaultM;yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿú:{PXBbaudclkapb_pclkÇ!!Ìtxrx?defaultM<� ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿú;{QYBbaudclkapb_pclkÇ! !
Ìtxrx?defaultM= ydisableddma-controller@ff250000arm,pl330arm,primecell?ÿ%@ú*E{ Bapb_pclk¨!thermal-zonesreserve-thermal\èrˆ€>cpu-thermal\drˆ€>tripscpu_alert0pœÐ:passive¨?cpu_alert1$øœÐ:passive¨@cpu_crit† œÐ :criticalcooling-mapsmap0§?0¬ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1§@0¬ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal\drˆ€>tripsgpu_alert04œÐ:passive¨Agpu_crit† œÐ :criticalcooling-mapsmap0§A¬Bÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc?ÿ(ú%{HZBtsadcapb_pclkCŸ
mtsadc-apb?initdefaultsleepMC»DÅCÏåEòèHyokay ¨>ethernet@ff290000rockchip,rk3288-gmac?ÿ)ú;macirqeth_wake_irqåE8{—fgc˜Ä]MBstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macCB
mstmmaceth ydisabledusb@ff500000
generic-ehci?ÿPú{ÂKFPusbyokayZusb@ff520000
generic-ohci?ÿRú){ÂKFPusb ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿTú{ÃBotgphostKG Pusb2-phyxyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿXú{ÁBotgphost¦¸Ç€€@@ KH Pusb2-phyyokayÖzæHusb@ff5c0000
generic-ehci?ÿ\ú{Ä ydisableddma-controller@ff600000arm,pl330arm,primecell?ÿ`@ú*E{Á Bapb_pclk ydisabledi2c@ff650000rockchip,rk3288-i2c?ÿeú<�Bi2c{L?defaultMIyokay×€2µdpmic@1brockchip,rk808?çxin32kwifibt_32kin&2ú?defaultMJKLýúú*6BNMZfr5Œ™M¥M²
¨–regulatorsDCDC_REG1¼vdd_armËßñq° !q¨ regulator-state-mem6DCDC_REG2¼vdd_gpuËßñ5 Ð!q¨ƒregulator-state-mem6DCDC_REG3¼vcc135_ddrËßregulator-state-memODCDC_REG4¼vcc_18Ëßñw@ w@¨regulator-state-memOgw@LDO_REG1 ¼vcc33_ioËßñ2Z 2Z ¨5regulator-state-memOg2Z LDO_REG3¼vdd_10ËßñB@ B@regulator-state-memOgB@LDO_REG7¼vdd10_lcd_pwren_hËßñ&% &% regulator-state-mem6SWITCH_REG1
¼vcc33_lcdËߨcregulator-state-mem6LDO_REG6¼vcc18_codecËßñw@ w@¨dregulator-state-mem6LDO_REG4 ¼vccio_sdñw@ 2Z ¨regulator-state-mem6LDO_REG5 ¼vcc33_sdñ2Z 2Z ¨regulator-state-mem6LDO_REG8
¼vcc33_ccdËßñ2Z 2Z regulator-state-mem6LDO_REG2¼mic_vccËßñw@ w@regulator-state-mem6i2c@ff660000rockchip,rk3288-i2c?ÿfú=Bi2c{N?defaultMNyokay׆ 2µ max98090@10maxim,max98090?&OúBmclk{q?defaultMP¨ pwm@ff680000rockchip,rk3288-pwm?ÿhƒ?defaultMQ{_yokay¨§pwm@ff680010rockchip,rk3288-pwm?ÿhƒ?defaultMR{_yokay¨œpwm@ff680020rockchip,rk3288-pwm?ÿh ƒ?defaultMS{_ ydisabledpwm@ff680030rockchip,rk3288-pwm?ÿh0ƒ?defaultMT{_ ydisabledsram@ff700000
mmio-sram?ÿp€Ðÿp€smp-sram@0rockchip,rk3066-smp-sram?sram@ff720000#rockchip,rk3288-pmu-srammmio-sram?ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd?ÿs¨power-controller!rockchip,rk3288-power-controllerŽÖhæ
¨hpower-domain@9? È{ÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$¢UVWXYZ[\]Žpower-domain@11?{Ïop¢^_Žpower-domain@12?{ÐÜ¢`Žpower-domain@13?
{À¢abŽreboot-modesyscon-reboot-mode©”°RBüRBÃÊRBà ÚRBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon?ÿtclock-controller@ff760000rockchip,rk3288-cru?ÿv{
Bxin24måEúæHÖÑÝjÒÞk$ó#g¸€×„Íeá£ðÑ€xhÀá£ðÑ€xhÀ¨syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd?ÿw¨Eedp-phyrockchip,rk3288-dp-phy{hB24m yokay¨xio-domains"rockchip,rk3288-io-voltage-domainyokay 5 ( 65 F5 Tc ` ld yusbphyrockchip,rk3288-usb-phyyokayusb-phy@320 ? {]BphyclkúC…
mphy-reset¨Husb-phy@334 ?4{^BphyclkúCˆ
mphy-reset¨Fusb-phy@348 ?H{_BphyclkúC‹
mphy-reset¨Gwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt?ÿ€{púOyokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif?ÿ‹ ‡{TÐ
BmclkhclkÇeÌtxú6?defaultMfåE ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s?ÿ‰ ‡ú5{RÎBi2s_clki2s_hclkÇeeÌtxrx?defaultMg ˜ ³yokay¨Ÿcrypto@ff8a0000rockchip,rk3288-crypto?ÿŠ@ú0 {ÇÍ}ÁBaclkhclksclkapb_pclkC®mcrypto-rstiommu@ff900800rockchip,iommu?ÿ@ú{ÊÔBaclkiface Í ydisablediommu@ff914000rockchip,iommu ?ÿ‘@ÿ‘Pú{ÍÕBaclkiface Í Ú ydisabledrga@ff920000rockchip,rk3288-rga?ÿ’€ú{ÈÖjBaclkhclksclk õh Cilm
mcoreaxiahbvop@ff930000rockchip,rk3288-vop ?ÿ“œÿ“ú{žÑBaclk_vopdclk_vophclk_vop õh Cdef
maxiahbdclk
iyokayport¨endpoint@0?
j¨endpoint@1?
k¨zendpoint@2?
l¨sendpoint@3?
m¨viommu@ff930300rockchip,iommu?ÿ“ú{ÅÑBaclkiface õh Íyokay¨ivop@ff940000rockchip,rk3288-vop ?ÿ”œÿ”ú{Æ¿ÒBaclk_vopdclk_vophclk_vop õh C°±²
maxiahbdclk
nyokayport¨endpoint@0?
o¨€endpoint@1?
p¨{endpoint@2?
q¨tendpoint@3?
r¨wiommu@ff940300rockchip,iommu?ÿ”ú{ÆÒBaclkiface õh Íyokay¨ndsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi?ÿ–@ú{~d Brefpclk õh åE ydisabledportsport@0?endpoint@0?
s¨lendpoint@1?
t¨qport@1?lvds@ff96c000rockchip,rk3288-lvds?ÿ–À@{g
Bpclk_lvds?lcdcMu õh åE ydisabledportsport@0?endpoint@0?
v¨mendpoint@1?
w¨rport@1?dp@ff970000rockchip,rk3288-dp?ÿ—@úb{icBdppclkKxPdp õh ComdpåEyokay?defaultMyportsport@0?endpoint@0?
z¨kendpoint@1?
{¨pport@1?endpoint@0?
|¨«hdmi@ff980000rockchip,rk3288-dw-hdmi?ÿ˜úg{hmnBiahbisfrcec õh åE ‡yokay?defaultunwedgeM}»~¨¢portsport@0?endpoint@0?
¨jendpoint@1?
€¨oport@1?video-codec@ff9a0000rockchip,rk3288-vpu?ÿšú
;vepuvdpu{ÐÜ
Baclkhclk
õhiommu@ff9a0800rockchip,iommu?ÿšú{ÐÜBaclkiface Í õh¨iommu@ff9c0440rockchip,iommu ?ÿœ@@ÿœ€@úo{ÏÛBaclkiface Í ydisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760?ÿ£$ú;jobmmugpu{ÀJ‚^ õh
yokay
ƒ¨Bopp-table-1operating-points-v2¨‚opp-100000000»õáÂ~ðopp-200000000»ëÂÂ~ðopp-300000000»á£ÂB@opp-400000000»×„ÂÈàopp-600000000»#ÃFÂÐqos@ffaa0000rockchip,rk3288-qossyscon?ÿª ¨aqos@ffaa0080rockchip,rk3288-qossyscon?ÿª€ ¨bqos@ffad0000rockchip,rk3288-qossyscon?ÿ ¨Vqos@ffad0100rockchip,rk3288-qossyscon?ÿ ¨Wqos@ffad0180rockchip,rk3288-qossyscon?ÿ€ ¨Xqos@ffad0400rockchip,rk3288-qossyscon?ÿ ¨Yqos@ffad0480rockchip,rk3288-qossyscon?ÿ€ ¨Zqos@ffad0500rockchip,rk3288-qossyscon?ÿ ¨Uqos@ffad0800rockchip,rk3288-qossyscon?ÿ ¨[qos@ffad0880rockchip,rk3288-qossyscon?ÿ€ ¨\qos@ffad0900rockchip,rk3288-qossyscon?ÿ ¨]qos@ffae0000rockchip,rk3288-qossyscon?ÿ® ¨`qos@ffaf0000rockchip,rk3288-qossyscon?ÿ¯ ¨^qos@ffaf0080rockchip,rk3288-qossyscon?ÿ¯€ ¨_dma-controller@ffb20000arm,pl330arm,primecell?ÿ²@ú*E{Á Bapb_pclk¨eefuse@ffb40000rockchip,rk3288-efuse?ÿ´ {qBpclk_efusecpu-id@7?cpu_leakage@17?interrupt-controller@ffc01000arm,gic-400
&
;@?ÿÀÿÀ ÿÀ@ ÿÀ` ú ¨pinctrlrockchip,rk3288-pinctrlåE&Ð?defaultsleepM„…†‡ˆ»„…†‰Šgpio@ff750000rockchip,gpio-bank?ÿuúQ{@
L
\
&
;ç
hPMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT¨2gpio@ff780000rockchip,gpio-bank?ÿxúR{A
L
\
&
;gpio@ff790000rockchip,gpio-bank?ÿyúS{B
L
\
&
;M
hCONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_EN¨•gpio@ff7a0000rockchip,gpio-bank?ÿzúT{C
L
\
&
;‚
hFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank?ÿ{úU{D
L
\
&
;³
hUART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKE¨gpio@ff7c0000rockchip,gpio-bank?ÿ|úV{E
L
\
&
;A
hSPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_EN¨šgpio@ff7d0000rockchip,gpio-bank?ÿ}úW{F
L
\
&
;°
hI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMD¨Ogpio@ff7e0000rockchip,gpio-bank?ÿ~úX{G
L
\
&
;â
hLCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD¨
gpio@ff7f0000rockchip,gpio-bank?ÿúY{H
L
\
&
;^
hRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0
x‹hdmi-cec-c7
x‹hdmi-ddc
x‹‹¨}hdmi-ddc-unwedge
xŒ‹¨~vcc50-hdmi-en
x‹¨›pcfg-output-low
†¨Œpcfg-pull-up
Ԭpcfg-pull-down
ž¨pcfg-pull-none
¨‹pcfg-pull-none-12ma
º¨‘suspendglobal-pwroff
x‹¨†ddrio-pwroff
x‹¨…ddr0-retention
x¨„ddr1-retention
xsuspend-l-wake
xŒ¨‡suspend-l-sleep
xŽ¨‰edpedp-hpd
x¨yi2c0i2c0-xfer
x‹‹¨Ii2c1i2c1-xfer
x‹‹¨/i2c2i2c2-xfer
x ‹
ܬNi2c3i2c3-xfer
x‹‹¨0i2c4i2c4-xfer
x‹‹¨1i2c5i2c5-xfer
x‹‹¨6i2s0i2s0-bus`
x‹‹‹‹‹‹¨glcdclcdc-ctl@
x‹‹‹‹¨usdmmcsdmmc-clk
x¨sdmmc-cmd
x¨sdmmc-cd
xsdmmc-bus1
xsdmmc-bus4@
x¨sdmmc-cd-disabled
xܬsdmmc-cd-pin
xܬsdio0sdio0-bus1
xsdio0-bus4@
x¨sdio0-cmd
x¨sdio0-clk
x¨sdio0-cd
xsdio0-wp
xsdio0-pwr
xsdio0-bkpwr
xsdio0-int
xwifienable-h
x‹¨—bt-enable-l
x‹bt-host-wake
xbt-host-wake-l
xܬbt-dev-wake-sleep
xŒ¨Šbt-dev-wake-awake
xŽ¨ˆbt-dev-wake
x‹sdio1sdio1-bus1
xsdio1-bus4@
xsdio1-cd
xsdio1-wp
xsdio1-bkpwr
xsdio1-int
xsdio1-cmd
xsdio1-clk
x‹sdio1-pwr
x emmcemmc-clk
x¨emmc-cmd
x¨emmc-pwr
x emmc-bus1
xemmc-bus4@
xemmc-bus8€
x¨ emmc-reset
x ‹¨”spi0spi0-clk
x¨"spi0-cs0
x
¨%spi0-tx
x¨#spi0-rx
x¨$spi0-cs1
xspi1spi1-clk
x¨'spi1-cs0
x
¨*spi1-rx
x¨)spi1-tx
x¨(spi2spi2-cs1
xspi2-clk
x¨+spi2-cs0
x¨.spi2-rx
x¨-spi2-tx
x ¨,uart0uart0-xfer
xܬ7uart0-cts
x¨8uart0-rts
xܬ9uart1uart1-xfer
x ܬ:uart1-cts
x
uart1-rts
x‹uart2uart2-xfer
xܬ;uart3uart3-xfer
x‹¨<�uart3-cts
x uart3-rts
x
‹uart4uart4-xfer
xܬ=uart4-cts
xuart4-rts
x
‹tsadcotp-pin
x
ܬCotp-out
x
ܬDpwm0pwm0-pin
xܬQpwm1pwm1-pin
xܬRpwm2pwm2-pin
xܬSpwm3pwm3-pin
x‹¨Tgmacrgmii-pinsð
x‹‹‹‹‘‘‘‘‹‹‹ ‘‘‹‹rmii-pins
x‹‹‹‹‹‹‹‹‹‹spdifspdif-tx
xܬfpcfg-pull-none-drv-8ma
º¨pcfg-pull-up-drv-8ma
‘
ºpcfg-output-high
ɨŽbuttonspwr-key-l
x¨’ap-lid-int-l
x¨pmicpmic-int-l
x¨Jdvs-1
x¨Kdvs-2
x¨Lrebootap-warm-reset-h
x
‹¨“recovery-switchrec-mode-l
x tpmtpm-int-h
x‹write-protectfw-wp-ap
x‹codechp-det
x¨žint-codec
x¨Pmic-det
x¨headsetts3a227e-int-l
x¨3backlightbl_pwr_en
x‹¨£bl-en
x‹¨¦lcdlcd-en
x‹¨¤avdd-1v8-disp-en
x
‹¨¥chargerac-present-ap
x¨¬cros-ecec-int
xܬ&trackpadtrackpad-int
x¨4usb-hosthost1-pwr-en
x‹¨®usbotg-pwren-h
x‹¨¯buck-5vdrv-5v
x‹¨™chosen
Õserial2:115200n8memory3memory?€power-button
gpio-keys?defaultM’key-power
áPowerÂ2
çt
òdúgpio-restart
gpio-restartÂ2
?defaultM“Èemmc-pwrseqmmc-pwrseq-emmcM”?default
• ¨sdio-pwrseqmmc-pwrseq-simple{–
Bext_clock?defaultM—
¨vcc-5vregulator-fixed¼vcc_5vËßñLK@ LK@˜$7
?defaultM™¨Mvcc33-sysregulator-fixed
¼vcc33_sysËßñ2Z 2Z ˜¨vcc50-hdmiregulator-fixed¼vcc50_hdmiËßM$7š?defaultM›vdd-logicpwm-regulator
¼vdd_logic<�œÊAL{`”Ëßñ~ð ™p! sound!rockchip,rockchip-audio-max98090?defaultMžsVEYRON-I2S‚Ÿš ¯OÅOÜ¡ó¢backlight-regulatorregulator-fixed$7•?defaultM£¼backlight_regulator:˜¨¨panel-regulatorregulator-fixed$7
?defaultM¤¼panel_regulator¨©vcc18-lcdregulator-fixed$7•
?defaultM¥
¼vcc18_lcdËßbacklightpwm-backlightÿ*÷A€Z
?defaultM¦<�§B@g
|
¨¨ªpanelinnolux,n116bgeyokay©šªpanel-timing×l÷¤V¬ˆ¹<�ÅÏÜäñý
portsportendpoint
Ǭ|gpio-charger
gpio-charger
mainsÂ2?defaultM¬lid-switch
gpio-keys?defaultMswitch-lid
áLidÂ2ú
ç
!
òvccsysregulator-fixed¼vccsysß˨˜vcc5-host1-regulatorregulator-fixed$72?defaultM®¼vcc5_host1Ëßvcc5v-otg-regulatorregulator-fixed$72?defaultM¯¼vcc5_host2Ëß #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemarvell,wakeup-pinmmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type