Ð
þí¡o8—|( ó—D*chipspark,popmetal-rk3288rockchip,rk3288&7PopMetal-RK3288aliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000arm-pmuarm,cortex-a12-pmu0ê—˜™šõcpusrockchip,rk3066-smpcpu@500#cpuarm,cortex-a12/3:N]œ@krrŒ —cpu@501#cpuarm,cortex-a12/3:N]œ@krrŒ —cpu@502#cpuarm,cortex-a12/3:N]œ@krrŒ —cpu@503#cpuarm,cortex-a12/3:N]œ@krrŒ —opp-table-0operating-points-v2Ÿ—opp-126000000ª‚›€±
» opp-216000000ªßæ±
» opp-312000000ª˜¾±
» opp-408000000ªQ–±
» opp-600000000ª#ÃF±
» opp-696000000ª)|±~ðopp-816000000ª0£,±B@opp-1008000000ª<ܱopp-1200000000ªG†Œ±Èàopp-1416000000ªTfr±O€opp-1512000000ªZJ±Ö opp-1608000000ª_Ø"±™preserved-memory¿dma-unusable@fe000000/þoscillatorfixed-clockÆn6Öxin24mé—
timerarm,armv7-timerö0ê
Æn6timer@ff810000rockchip,rk3288-timer/ÿ êHka
1pclktimerdisplay-subsystemrockchip,display-subsystem=mmc@ff0c0000rockchip,rk3288-dw-mshcCðÑ€ kÈDrv1biuciuciu-driveciu-sampleQê /ÿ@3€\resethokayoy‹œÈ®¹defaultÇ
ÑÞëømmc@ff0d0000rockchip,rk3288-dw-mshcCðÑ€ kÉEsw1biuciuciu-driveciu-sampleQê!/ÿ
@3\reset hdisabledmmc@ff0e0000rockchip,rk3288-dw-mshcCðÑ€ kÊFtx1biuciuciu-driveciu-sampleQê"/ÿ@3‚\reset hdisabledmmc@ff0f0000rockchip,rk3288-dw-mshcCðÑ€ kËGuy1biuciuciu-driveciu-sampleQê#/ÿ@3ƒ\resethokayoy,;¹defaultÇsaradc@ff100000rockchip,saradc/ÿê$IkI[1saradcapb_pclk3W\saradc-apb hdisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spikAR1spiclkapb_pclk[`txrxê,¹defaultÇ/ÿ hdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spikBS1spiclkapb_pclk[
`txrxê-¹defaultÇ !/ÿ hdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spikCT1spiclkapb_pclk[`txrxê.¹defaultÇ"#$%/ÿ hdisabledi2c@ff140000rockchip,rk3288-i2c/ÿê>1i2ckM¹defaultÇ&hokayÆ€ak8963@dasahi-kasei,ak8975/
&'ê¹defaultÇ(jul3g4200d@69st,l3g4200d-gyro€/ijmma8452@1dfsl,mma8452/&'ê¹defaultÇ)i2c@ff150000rockchip,rk3288-i2c/ÿê?1i2ckO¹defaultÇ*hokayi2c@ff160000rockchip,rk3288-i2c/ÿê@1i2ckP¹defaultÇ+hokayi2c@ff170000rockchip,rk3288-i2c/ÿêA1i2ckQ¹defaultÇ,hokay—sserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê7§kMU1baudclkapb_pclk[`txrx¹defaultÇ-hokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê8§kNV1baudclkapb_pclk[`txrx¹defaultÇ.hokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿiê9§kOW1baudclkapb_pclk¹defaultÇ/hokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê:§kPX1baudclkapb_pclk[`txrx¹defaultÇ0hokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê;§kQY1baudclkapb_pclk[
`txrx¹defaultÇ1hokaydma-controller@ff250000arm,pl330arm,primecell/ÿ%@ê´¿Úk 1apb_pclk—thermal-zonesreserve-thermalñèˆ2cpu-thermalñdˆ2tripscpu_alert0%p1Ð*passive—3cpu_alert1%$ø1Ð*passive—4cpu_crit%_1Ð *criticalcooling-mapsmap0<�30Aÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1<�40Aÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalñdˆ2tripsgpu_alert0%p1Ð*passive—5gpu_crit%_1Ð *criticalcooling-mapsmap0<�5A6ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc/ÿ(ê%kHZ1tsadcapb_pclk3Ÿ
\tsadc-apb¹initdefaultsleepÇ7P8Z7dz9‡shokayžµ—2ethernet@ff290000rockchip,rk3288-gmac/ÿ)êÐmacirqeth_wake_irqz98k—fgc˜Ä]M1stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac3B
\stmmacethhokayà:ërgmiiôinput;''B@<�—L<�¹defaultÇ=c0lusb@ff500000
generic-ehci/ÿPêkÂu>zusb hdisabledusb@ff520000
generic-ohci/ÿRê)kÂu>zusb hdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿTêkÃ1otg„hostu? zusb2-phyŒ hdisabledusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿXêkÁ1otg„otg£µÄ€€@@ u@ zusb2-phyhokayusb@ff5c0000
generic-ehci/ÿ\êkÄ hdisableddma-controller@ff600000arm,pl330arm,primecell/ÿ`@ê´¿ÚkÁ 1apb_pclk hdisabledi2c@ff650000rockchip,rk3288-i2c/ÿeê<�1i2ckL¹defaultÇAhokayÆ€pmic@1brockchip,rk808/&Bê¹defaultÇCDÓôéÖxin32krk808-clkout2EEE&E2E>EJFVboE|regulatorsDCDC_REG1‰¯q°Ç™pßvdd_arm— regulator-state-memîDCDC_REG2‰¯øPÇÐßvdd_gpuregulator-state-memB@DCDC_REG3‰ßvcc_ddrregulator-state-memDCDC_REG4‰¯2Z Ç2Z ßvcc_io—regulator-state-mem2Z LDO_REG1‰¯2Z Ç2Z ßvcc_lan—:regulator-state-mem2Z LDO_REG2‰¯w@Ç2Z ßvccio_sd—regulator-state-memîLDO_REG3‰¯B@ÇB@ßvdd_10regulator-state-memB@LDO_REG4‰¯w@Çw@
ßvcc18_lcdregulator-state-memw@LDO_REG5‰¯w@Ç2Z ßldo5LDO_REG6‰¯B@ÇB@
ßvdd10_lcdregulator-state-memB@LDO_REG7‰¯w@Çw@ßvcc_18—Fregulator-state-memw@LDO_REG8‰¯2Z Ç2Z ßvcca_33—Zregulator-state-mem2Z SWITCH_REG1‰ ßvccio_wl—\regulator-state-memSWITCH_REG2‰ßvcc_lcdregulator-state-memi2c@ff660000rockchip,rk3288-i2c/ÿfê=1i2ckN¹defaultÇGhokaypwm@ff680000rockchip,rk3288-pwm/ÿh;¹defaultÇHk_ hdisabledpwm@ff680010rockchip,rk3288-pwm/ÿh;¹defaultÇIk_ hdisabledpwm@ff680020rockchip,rk3288-pwm/ÿh ;¹defaultÇJk_ hdisabledpwm@ff680030rockchip,rk3288-pwm/ÿh0;¹defaultÇKk_ hdisabledsram@ff700000
mmio-sram/ÿp€¿ÿp€smp-sram@0rockchip,rk3066-smp-sram/sram@ff720000#rockchip,rk3288-pmu-srammmio-sram/ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd/ÿs—power-controller!rockchip,rk3288-power-controllerF<�hL
—`power-domain@9/ ÈkÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$ZLMNOPQRSTFpower-domain@11/kÏopZUVFpower-domain@12/kÐÜZWFpower-domain@13/
kÀZXYFreboot-modesyscon-reboot-modea”hRBÃtRBÂRBà ’RBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon/ÿtclock-controller@ff760000rockchip,rk3288-cru/ÿvk
1xin24mz9éžH<�ÑÝjÒÞk$«#g¸€×„Íeá£ðÑ€xhÀá£ðÑ€xhÀ—syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd/ÿw—9edp-phyrockchip,rk3288-dp-phykh124mÀ hdisabled—pio-domains"rockchip,rk3288-io-voltage-domainhokayËZØâ[íû: '3A\usbphyrockchip,rk3288-usb-phyhokayusb-phy@320À/ k]1phyclké3…
\phy-reset—@usb-phy@334À/4k^1phyclké3ˆ
\phy-reset—>usb-phy@348À/Hk_1phyclké3‹
\phy-reset—?watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt/ÿ€kpêO hdisabledsound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif/ÿ‹MkTÐ
1mclkhclk[]`txê6¹defaultÇ^z9 hdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s/ÿ‰Mê5kRÎ1i2s_clki2s_hclk[]]`txrx¹defaultÇ_^y hdisabledcrypto@ff8a0000rockchip,rk3288-crypto/ÿŠ@ê0 kÇÍ}Á1aclkhclksclkapb_pclk3®\crypto-rstiommu@ff900800rockchip,iommu/ÿ@êkÊÔ1aclkiface“ hdisablediommu@ff914000rockchip,iommu /ÿ‘@ÿ‘PêkÍÕ1aclkiface“ hdisabledrga@ff920000rockchip,rk3288-rga/ÿ’€êkÈÖj1aclkhclksclk»` 3ilm
\coreaxiahbvop@ff930000rockchip,rk3288-vop /ÿ“œÿ“êkžÑ1aclk_vopdclk_vophclk_vop»` 3def
\axiahbdclkÉahokayport—endpoint@0/Ðb—tendpoint@1/Ðc—qendpoint@2/Ðd—kendpoint@3/Ðe—niommu@ff930300rockchip,iommu/ÿ“êkÅÑ1aclkiface»` “hokay—avop@ff940000rockchip,rk3288-vop /ÿ”œÿ”êkÆ¿Ò1aclk_vopdclk_vophclk_vop»` 3°±²
\axiahbdclkÉfhokayport—endpoint@0/Ðg—uendpoint@1/Ðh—rendpoint@2/Ði—lendpoint@3/Ðj—oiommu@ff940300rockchip,iommu/ÿ”êkÆÒ1aclkiface»` “hokay—fdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi/ÿ–@êk~d 1refpclk»` z9 hdisabledportsport@0/endpoint@0/Ðk—dendpoint@1/Ðl—iport@1/lvds@ff96c000rockchip,rk3288-lvds/ÿ–À@kg
1pclk_lvds¹lcdcÇm»` z9 hdisabledportsport@0/endpoint@0/Ðn—eendpoint@1/Ðo—jport@1/dp@ff970000rockchip,rk3288-dp/ÿ—@êbkic1dppclkupzdp»` 3o\dpz9 hdisabledportsport@0/endpoint@0/Ðq—cendpoint@1/Ðr—hport@1/hdmi@ff980000rockchip,rk3288-dw-hdmi/ÿ˜§êgkhmn1iahbisfrcec»` z9Mhokayàsportsport@0/endpoint@0/Ðt—bendpoint@1/Ðu—gport@1/video-codec@ff9a0000rockchip,rk3288-vpu/ÿšê
ÐvepuvdpukÐÜ
1aclkhclkÉv»`iommu@ff9a0800rockchip,iommu/ÿšêkÐÜ1aclkiface“»`—viommu@ff9c0440rockchip,iommu /ÿœ@@ÿœ€@êokÏÛ1aclkiface“ hdisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760/ÿ£$êÐjobmmugpukÀ:wN»`
hdisabled—6opp-table-1operating-points-v2—wopp-100000000ªõá±~ðopp-200000000ªë±~ðopp-300000000ªá£±B@opp-400000000ª×„±Èàopp-600000000ª#ÃF±Ðqos@ffaa0000rockchip,rk3288-qossyscon/ÿª —Xqos@ffaa0080rockchip,rk3288-qossyscon/ÿª€ —Yqos@ffad0000rockchip,rk3288-qossyscon/ÿ —Mqos@ffad0100rockchip,rk3288-qossyscon/ÿ —Nqos@ffad0180rockchip,rk3288-qossyscon/ÿ€ —Oqos@ffad0400rockchip,rk3288-qossyscon/ÿ —Pqos@ffad0480rockchip,rk3288-qossyscon/ÿ€ —Qqos@ffad0500rockchip,rk3288-qossyscon/ÿ —Lqos@ffad0800rockchip,rk3288-qossyscon/ÿ —Rqos@ffad0880rockchip,rk3288-qossyscon/ÿ€ —Sqos@ffad0900rockchip,rk3288-qossyscon/ÿ —Tqos@ffae0000rockchip,rk3288-qossyscon/ÿ® —Wqos@ffaf0000rockchip,rk3288-qossyscon/ÿ¯ —Uqos@ffaf0080rockchip,rk3288-qossyscon/ÿ¯€ —Vdma-controller@ffb20000arm,pl330arm,primecell/ÿ²@ê´¿ÚkÁ 1apb_pclk—]efuse@ffb40000rockchip,rk3288-efuse/ÿ´ kq1pclk_efusecpu-id@7/cpu_leakage@17/interrupt-controller@ffc01000arm,gic-400ì @/ÿÀÿÀ ÿÀ@ ÿÀ` ê —pinctrlrockchip,rk3288-pinctrlz9¿gpio@ff750000rockchip,gpio-bank/ÿuêQk@ "ì —Bgpio@ff780000rockchip,gpio-bank/ÿxêRkA "ì gpio@ff790000rockchip,gpio-bank/ÿyêSkB "ì gpio@ff7a0000rockchip,gpio-bank/ÿzêTkC "ì gpio@ff7b0000rockchip,gpio-bank/ÿ{êUkD "ì —;gpio@ff7c0000rockchip,gpio-bank/ÿ|êVkE "ì gpio@ff7d0000rockchip,gpio-bank/ÿ}êWkF "ì gpio@ff7e0000rockchip,gpio-bank/ÿ~êXkG "ì —gpio@ff7f0000rockchip,gpio-bank/ÿêYkH "ì —'hdmihdmi-cec-c0 .xhdmi-cec-c7 .xhdmi-ddc .xxhdmi-ddc-unwedge .yxpcfg-output-low <�—ypcfg-pull-up G—zpcfg-pull-down T—{pcfg-pull-none c—xpcfg-pull-none-12ma c p—|suspendglobal-pwroff .x—Dddrio-pwroff .xddr0-retention .zddr1-retention .zedpedp-hpd .{i2c0i2c0-xfer .xx—Ai2c1i2c1-xfer .xx—&i2c2i2c2-xfer . x
x—Gi2c3i2c3-xfer .xx—*i2c4i2c4-xfer .xx—+i2c5i2c5-xfer .xx—,i2s0i2s0-bus` .xxxxxx—_lcdclcdc-ctl@ .xxxx—msdmmcsdmmc-clk .x—
sdmmc-cmd .z—sdmmc-cd .z—sdmmc-bus1 .zsdmmc-bus4@ .zzzz—sdmmc-pwr .x—€sdio0sdio0-bus1 .zsdio0-bus4@ .zzzzsdio0-cmd .zsdio0-clk .xsdio0-cd .zsdio0-wp .zsdio0-pwr .zsdio0-bkpwr .zsdio0-int .zsdio1sdio1-bus1 .zsdio1-bus4@ .zzzzsdio1-cd .zsdio1-wp .zsdio1-bkpwr .zsdio1-int .zsdio1-cmd .zsdio1-clk .xsdio1-pwr . zemmcemmc-clk .x—emmc-cmd .z—emmc-pwr . z—emmc-bus1 .zemmc-bus4@ .zzzzemmc-bus8€ .zzzzzzzz—spi0spi0-clk .z—spi0-cs0 .
z—spi0-tx .z—spi0-rx .z—spi0-cs1 .zspi1spi1-clk .z—spi1-cs0 .
z—!spi1-rx .z— spi1-tx .z—spi2spi2-cs1 .zspi2-clk .z—"spi2-cs0 .z—%spi2-rx .z—$spi2-tx . z—#uart0uart0-xfer .zx—-uart0-cts .zuart0-rts .xuart1uart1-xfer .z x—.uart1-cts .
zuart1-rts .xuart2uart2-xfer .zx—/uart3uart3-xfer .zx—0uart3-cts . zuart3-rts .
xuart4uart4-xfer .zx—1uart4-cts .zuart4-rts .
xtsadcotp-pin .
x—7otp-out .
x—8pwm0pwm0-pin .x—Hpwm1pwm1-pin .x—Ipwm2pwm2-pin .x—Jpwm3pwm3-pin .x—Kgmacrgmii-pinsð .xxxx||||xxx ||xx—=rmii-pins .xxxxxxxxxxspdifspdif-tx .x—^ak8963comp-int .z—(buttonspwrbtn .z—}dvpdvp-pwr .x—‚irir-int .z—~mma8452gsensor-int .z—)pmicpmic-int .z—Cmemory@0#memory/€external-gmac-clockfixed-clockÆsY@ Öext_gmacé—<�gpio-keys
gpio-keys ¹defaultÇ}key-power ŠB t ›GPIO Key Power ¡ô ²dir-receivergpio-ir-receiver ŠB¹defaultÇ~flash-regulatorregulator-fixed
ßvcc_flash¯w@Çw@ Ä—sdmmc-regulatorregulator-fixed¹defaultÇ€ßvcc_sd¯2Z Ç2Z φ Ä—vsys-regulatorregulator-fixedßvcc_sys¯LK@ÇLK@‰—Evcc18-dvp-regulatorregulator-fixed
ßvcc18-dvp¯w@Çw@ Ä—[vcc28-dvp-regulatorregulator-fixed àB¹defaultÇ‚
ßvcc28_dvp¯*¹€Ç*¹€‰ Ä— #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymmc-ddr-1_8vmmc-hs200-1_8vnon-removable#io-channel-cellsdmasdma-namesvdd-supplyvid-supplyst,drdy-int-pinvddio-supplyreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthautorepeatgpioslinux,codelabellinux,input-typedebounce-intervalvin-supplystartup-delay-usenable-active-high