Ð
þí¨'8Ä(
cŒ@phytec,rk3288-pcm-947phytec,rk3288-phycore-somrockchip,rk3288&7Phytec RK3288 PCM-947aliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000ê/i2c@ff140000/rtc@68ï/i2c@ff650000/pmic@1carm-pmuarm,cortex-a12-pmu0ô—˜™šÿcpusrockchip,rk3066-smp cpu@500-cpuarm,cortex-a129=DXgœ@u|r–cpu@501-cpuarm,cortex-a129=DXgœ@u|r–cpu@502-cpuarm,cortex-a129=DXgœ@u|r–cpu@503-cpuarm,cortex-a129=DXgœ@u|r–opp-table-0operating-points-v2ž–opp-126000000©‚›€°
» opp-216000000©ßæ°
» opp-312000000©˜¾°
» opp-408000000©Q–°
» opp-600000000©#ÃF°
» opp-696000000©)|°~ðopp-816000000©0£,°B@opp-1008000000©<Ü°opp-1200000000©G†Œ°Èàopp-1416000000©Tfr°O€opp-1512000000©ZJ°Ö opp-1608000000©_Ø"°™preserved-memory¾dma-unusable@fe0000009þoscillatorfixed-clockÅn6Õxin24mè– timerarm,armv7-timerõ0ô
Ån6timer@ff810000rockchip,rk3288-timer9ÿ ôHua 0pclktimerdisplay-subsystemrockchip,display-subsystem<�
mmc@ff0c0000rockchip,rk3288-dw-mshcBðÑ€ uÈDrv0biuciuciu-driveciu-samplePô 9ÿ@=€[resetgokaynxŠ›È¸defaultÆ
ÐÝê÷mmc@ff0d0000rockchip,rk3288-dw-mshcBðÑ€ uÉEsw0biuciuciu-driveciu-samplePô!9ÿ
@=[reset gdisabledmmc@ff0e0000rockchip,rk3288-dw-mshcBðÑ€ uÊFtx0biuciuciu-driveciu-samplePô"9ÿ@=‚[reset gdisabledmmc@ff0f0000rockchip,rk3288-dw-mshcBðÑ€ uËGuy0biuciuciu-driveciu-samplePô#9ÿ@=ƒ[resetgokaynx¸defaultÆsaradc@ff100000rockchip,saradc9ÿô$,uI[0saradcapb_pclk=W[saradc-apbgokay>spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiuAR0spiclkapb_pclkJOtxrxô,¸defaultÆ9ÿ gdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiuBS0spiclkapb_pclkJ
Otxrxô-¸defaultÆ !9ÿ gdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiuCT0spiclkapb_pclkJOtxrxô.¸defaultÆ"#$%9ÿgokayflash@0 micron,n25q128a13jedec,spi-nor9Yúð€kgokayi2c@ff140000rockchip,rk3288-i2c9ÿô>0i2cuM¸defaultÆ&gokaytouchscreen@44st,stmpe8119Dadc@64maxim,max10379drtc@68rv41629h¸defaultÆ'&(ô
i2c@ff150000rockchip,rk3288-i2c9ÿô?0i2cuO¸defaultÆ)gokayeeprom@51atmel,24c329Qz i2c@ff160000rockchip,rk3288-i2c9ÿô@0i2cuP¸defaultÆ*gokayleddimmer@62nxp,pca95339bled1
ƒred:user1‰none4led2ƒgreen:user2‰none4led3ƒblue:user3‰none4led4
ƒred:user4‰none4i2c@ff170000rockchip,rk3288-i2c9ÿôA0i2cuQ¸defaultÆ+gokay–tserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart9ÿô7Ÿ©uMU0baudclkapb_pclkJOtxrx¸defaultÆ,-.gokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart9ÿô8Ÿ©uNV0baudclkapb_pclkJOtxrx¸defaultÆ/ gdisabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart9ÿiô9Ÿ©uOW0baudclkapb_pclk¸defaultÆ0gokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart9ÿô:Ÿ©uPX0baudclkapb_pclkJOtxrx¸defaultÆ1 gdisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart9ÿô;Ÿ©uQY0baudclkapb_pclkJ
Otxrx¸defaultÆ2 gdisableddma-controller@ff250000arm,pl330arm,primecell9ÿ%@ô¶ÁÜu 0apb_pclk–thermal-zonesreserve-thermalóè ˆ3cpu-thermalód ˆ3tripscpu_alert0'p3Ð4passive–4cpu_alert1'$ø3Ð4passive–5cpu_crit'_3Ð 4criticalcooling-mapsmap0>40Cÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1>50Cÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalód ˆ3tripsgpu_alert0'p3Ð4passive–6gpu_crit'_3Ð 4criticalcooling-mapsmap0>6C7ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc9ÿ(ô%uHZ0tsadcapb_pclk=Ÿ
[tsadc-apb¸initdefaultsleepÆ8R9\8f|:‰sgokay ·–3ethernet@ff290000rockchip,rk3288-gmac9ÿ)ôÒmacirqeth_wake_irq|:8u—fgc˜Ä]M0stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac=B
[stmmacethgokayâ—ò; input¸defaultÆ<�=>?!@ ,rgmii-id5K'B@`Apymdio0snps,dwmac-mdioethernet-phy@0ethernet-phy-ieee802.3-c229&Aô‚—¬ºÐ–?usb@ff500000
generic-ehci9ÿPôuÂâBçusbgokayusb@ff520000
generic-ohci9ÿRô)uÂâBçusb gdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc29ÿTôuÃ0otgñhostâC çusb2-phyùgokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc29ÿXôuÁ0otgñotg"1€€@@ âD çusb2-phygokayusb@ff5c0000
generic-ehci9ÿ\ôuÄ gdisableddma-controller@ff600000arm,pl330arm,primecell9ÿ`@ô¶ÁÜuÁ 0apb_pclk gdisabledi2c@ff650000rockchip,rk3288-i2c9ÿeô<�0i2cuL¸defaultÆEgokayÅ€pmic@1crockchip,rk8189&Fô¸defaultÆG@aèoH{H‡H“HŸI¬H¸JÄJÐÜregulatorsDCDC_REG1évdd_logøÈà6Èàregulator-state-memNDCDC_REG2évdd_gpuø56Ðregulator-state-memgB@DCDC_REG3évcc_ddrøregulator-state-memgDCDC_REG4évdd_3v3_ioø2Z 62Z –regulator-state-memg2Z DCDC_BOOSTévdd_sysøLK@6LK@–Hregulator-state-memgLK@SWITCH_REGévdd_sdø–regulator-state-memNLDO_REG2évdd_eth_2v5ø&% 6&% –@regulator-state-memg&% LDO_REG3évdd_1v0øB@6B@regulator-state-memgB@LDO_REG4évdd_1v8_lcd_ldoøw@6w@regulator-state-memgw@LDO_REG6évdd_1v0_lcdøB@6B@regulator-state-memgB@LDO_REG7évdd_1v8_ldoøw@6w@–regulator-state-memNw@LDO_REG9
évdd_io_sdøw@62Z –regulator-state-memNeeprom@50atmel,24c329Pz regulator@60
fcs,fan535559`›ø¸,évdd_cpu56ÑðÔ@éHi2c@ff660000rockchip,rk3288-i2c9ÿfô=0i2cuN¸defaultÆK gdisabledpwm@ff680000rockchip,rk3288-pwm9ÿhô¸defaultÆLu_ gdisabledpwm@ff680010rockchip,rk3288-pwm9ÿhô¸defaultÆMu_gokaypwm@ff680020rockchip,rk3288-pwm9ÿh ô¸defaultÆNu_ gdisabledpwm@ff680030rockchip,rk3288-pwm9ÿh0ô¸defaultÆOu_ gdisabledsram@ff700000
mmio-sram9ÿp€¾ÿp€smp-sram@0rockchip,rk3066-smp-sram9sram@ff720000#rockchip,rk3288-pmu-srammmio-sram9ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd9ÿs–power-controller!rockchip,rk3288-power-controllerÿâhò –apower-domain@99 ÈuÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$PQRSTUVWXÿpower-domain@119uÏopYZÿpower-domain@129uÐÜ[ÿpower-domain@139
uÀ\]ÿreboot-modesyscon-reboot-mode”!RBÃ-RBÃ;RBà KRBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon9ÿtclock-controller@ff760000rockchip,rk3288-cru9ÿvu 0xin24m|:èWHâÑÝjÒÞk$d#g¸€×„Íeá£ðÑ€xhÀá£ðÑ€xhÀ–syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd9ÿw–:edp-phyrockchip,rk3288-dp-phyuh024my gdisabled–qio-domains"rockchip,rk3288-io-voltage-domaingokay„’ J®¾ÌÖáíùusbphyrockchip,rk3288-usb-phygokayusb-phy@320y9 u]0phyclkè=…
[phy-reset–Dusb-phy@334y94u^0phyclkè=ˆ
[phy-reset–Busb-phy@348y9Hu_0phyclkè=‹
[phy-reset–Cwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt9ÿ€upôOgokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif9ÿ‹ uTÐ
0mclkhclkJ^Otxô6¸defaultÆ_|: gdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s9ÿ‰ ô5uRÎ0i2s_clki2s_hclkJ^^Otxrx¸defaultÆ` 2 gdisabledcrypto@ff8a0000rockchip,rk3288-crypto9ÿŠ@ô0 uÇÍ}Á0aclkhclksclkapb_pclk=®[crypto-rstiommu@ff900800rockchip,iommu9ÿ@ôuÊÔ0aclkiface L gdisablediommu@ff914000rockchip,iommu 9ÿ‘@ÿ‘PôuÍÕ0aclkiface L Y gdisabledrga@ff920000rockchip,rk3288-rga9ÿ’€ôuÈÖj0aclkhclksclk ta =ilm
[coreaxiahbvop@ff930000rockchip,rk3288-vop 9ÿ“œÿ“ôužÑ0aclk_vopdclk_vophclk_vop ta =def
[axiahbdclk ‚bgokayport–endpoint@09 ‰c–uendpoint@19 ‰d–rendpoint@29 ‰e–lendpoint@39 ‰f–oiommu@ff930300rockchip,iommu9ÿ“ôuÅÑ0aclkiface ta Lgokay–bvop@ff940000rockchip,rk3288-vop 9ÿ”œÿ”ôuÆ¿Ò0aclk_vopdclk_vophclk_vop ta =°±²
[axiahbdclk ‚ggokayport–
endpoint@09 ‰h–vendpoint@19 ‰i–sendpoint@29 ‰j–mendpoint@39 ‰k–piommu@ff940300rockchip,iommu9ÿ”ôuÆÒ0aclkiface ta Lgokay–gdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi9ÿ–@ôu~d 0refpclk ta |: gdisabledportsport@09endpoint@09 ‰l–eendpoint@19 ‰m–jport@19lvds@ff96c000rockchip,rk3288-lvds9ÿ–À@ug
0pclk_lvds¸lcdcÆn ta |: gdisabledportsport@09endpoint@09 ‰o–fendpoint@19 ‰p–kport@19dp@ff970000rockchip,rk3288-dp9ÿ—@ôbuic0dppclkâqçdp ta =o[dp|: gdisabledportsport@09endpoint@09 ‰r–dendpoint@19 ‰s–iport@19hdmi@ff980000rockchip,rk3288-dw-hdmi9ÿ˜©ôguhmn0iahbisfrcec ta |: gokay ™tportsport@09endpoint@09 ‰u–cendpoint@19 ‰v–hport@19video-codec@ff9a0000rockchip,rk3288-vpu9ÿšô
ÒvepuvdpuuÐÜ
0aclkhclk ‚w taiommu@ff9a0800rockchip,iommu9ÿšôuÐÜ0aclkiface L ta–wiommu@ff9c0440rockchip,iommu 9ÿœ@@ÿœ€@ôouÏÛ0aclkiface L gdisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t7609ÿ£$ôÒjobmmugpuuÀDxX ta
gdisabled–7opp-table-1operating-points-v2–xopp-100000000©õá°~ðopp-200000000©ë°~ðopp-300000000©á£°B@opp-400000000©×„°Èàopp-600000000©#ÃF°Ðqos@ffaa0000rockchip,rk3288-qossyscon9ÿª –\qos@ffaa0080rockchip,rk3288-qossyscon9ÿª€ –]qos@ffad0000rockchip,rk3288-qossyscon9ÿ –Qqos@ffad0100rockchip,rk3288-qossyscon9ÿ –Rqos@ffad0180rockchip,rk3288-qossyscon9ÿ€ –Sqos@ffad0400rockchip,rk3288-qossyscon9ÿ –Tqos@ffad0480rockchip,rk3288-qossyscon9ÿ€ –Uqos@ffad0500rockchip,rk3288-qossyscon9ÿ –Pqos@ffad0800rockchip,rk3288-qossyscon9ÿ –Vqos@ffad0880rockchip,rk3288-qossyscon9ÿ€ –Wqos@ffad0900rockchip,rk3288-qossyscon9ÿ –Xqos@ffae0000rockchip,rk3288-qossyscon9ÿ® –[qos@ffaf0000rockchip,rk3288-qossyscon9ÿ¯ –Yqos@ffaf0080rockchip,rk3288-qossyscon9ÿ¯€ –Zdma-controller@ffb20000arm,pl330arm,primecell9ÿ²@ô¶ÁÜuÁ 0apb_pclk–^efuse@ffb40000rockchip,rk3288-efuse9ÿ´ uq0pclk_efusecpu-id@79cpu_leakage@179interrupt-controller@ffc01000arm,gic-400 ¥ º@9ÿÀÿÀ ÿÀ@ ÿÀ` ô –pinctrlrockchip,rk3288-pinctrl|: ¾gpio@ff750000rockchip,gpio-bank9ÿuôQu@ Ë Û ¥ º–Fgpio@ff780000rockchip,gpio-bank9ÿxôRuA Ë Û ¥ ºgpio@ff790000rockchip,gpio-bank9ÿyôSuB Ë Û ¥ º–„gpio@ff7a0000rockchip,gpio-bank9ÿzôTuC Ë Û ¥ ºgpio@ff7b0000rockchip,gpio-bank9ÿ{ôUuD Ë Û ¥ º–Agpio@ff7c0000rockchip,gpio-bank9ÿ|ôVuE Ë Û ¥ º–(gpio@ff7d0000rockchip,gpio-bank9ÿ}ôWuF Ë Û ¥ ºgpio@ff7e0000rockchip,gpio-bank9ÿ~ôXuG Ë Û ¥ º–gpio@ff7f0000rockchip,gpio-bank9ÿôYuH Ë Û ¥ º–ƒhdmihdmi-cec-c0 çyhdmi-cec-c7 çyhdmi-ddc çyyhdmi-ddc-unwedge çzypcfg-output-low õ–zpcfg-pull-up
–{pcfg-pull-down
–|pcfg-pull-none
–ypcfg-pull-none-12ma
)–}suspendglobal-pwroff çyddrio-pwroff çyddr0-retention ç{ddr1-retention ç{edpedp-hpd ç|i2c0i2c0-xfer çyy–Ei2c1i2c1-xfer çyy–&i2c2i2c2-xfer ç y
y–Ki2c3i2c3-xfer çyy–)i2c4i2c4-xfer çyy–*i2c5i2c5-xfer çyy–+i2s0i2s0-bus` çyyyyyy–`lcdclcdc-ctl@ çyyyy–nsdmmcsdmmc-clk ç}–sdmmc-cmd ç~–
sdmmc-cd ç{–sdmmc-bus1 ç{sdmmc-bus4@ ç~~~~–sdmmc-pwr çysdio0sdio0-bus1 ç{sdio0-bus4@ ç{{{{sdio0-cmd ç{sdio0-clk çysdio0-cd ç{sdio0-wp ç{sdio0-pwr ç{sdio0-bkpwr ç{sdio0-int ç{sdio1sdio1-bus1 ç{sdio1-bus4@ ç{{{{sdio1-cd ç{sdio1-wp ç{sdio1-bkpwr ç{sdio1-int ç{sdio1-cmd ç{sdio1-clk çysdio1-pwr ç {emmcemmc-clk ç}–emmc-cmd ç}–emmc-pwr ç {–emmc-bus1 ç{emmc-bus4@ ç{{{{emmc-bus8€ ç}}}}}}}}–spi0spi0-clk ç{–spi0-cs0 ç
{–spi0-tx ç{–spi0-rx ç{–spi0-cs1 ç{spi1spi1-clk ç{–spi1-cs0 ç
{–!spi1-rx ç{– spi1-tx ç{–spi2spi2-cs1 ç{spi2-clk ç{–"spi2-cs0 ç{–%spi2-rx ç{–$spi2-tx ç {–#uart0uart0-xfer ç{y–,uart0-cts ç{–-uart0-rts çy–.uart1uart1-xfer ç{ y–/uart1-cts ç
{uart1-rts çyuart2uart2-xfer ç{y–0uart3uart3-xfer ç{y–1uart3-cts ç {uart3-rts ç
yuart4uart4-xfer ç{y–2uart4-cts ç{uart4-rts ç
ytsadcotp-pin ç
y–8otp-out ç
y–9pwm0pwm0-pin çy–Lpwm1pwm1-pin çy–Mpwm2pwm2-pin çy–Npwm3pwm3-pin çy–Ogmacrgmii-pinsð çyyyy}}}}yyy }}yy–<�rmii-pins çyyyyyyyyyyphy-int ç{–>phy-rst ç–=spdifspdif-tx çy–_pcfg-output-high
8–ledsuser-led-pin ç–€pmicpmic-int ç{–Gpmic-sleep ç{pcfg-pull-up-drv-12ma
)–~buttonsuser-button-pins ç{{–‚rv4162i2c-rtc-int ç
{–'touchscreents-irq-pin çyusb_hosthost0-vbus-drv ç
y–…host1-vbus-drv çy–†usb_otgotg-vbus-drv çy–‡memory-memory9external-gmac-clockfixed-clockèÅsY@ Õext_gmac–;user-leds
gpio-leds¸defaultÆ€led-0
ƒgreen_led
D
‰heartbeat
Jkeepvdd-emmc-ioregulator-fixedévdd_emmc_iow@6w@é–vdd-in-otg-outregulator-fixedévdd_in_otg_outøLK@6LK@–Ivdd-misc-1v8regulator-fixed
évdd_misc_1v8øw@6w@–Juser-buttons
gpio-keys¸defaultÆ‚button-0ƒhome
Xf
Dƒabutton-1ƒmenu
X‹
Dƒausb-host0-regulatorregulator-fixedk„
¸defaultÆ…
évcc_host0_5vLK@6LK@øéIusb-host1-regulatorregulator-fixedk„¸defaultƆ
évcc_host1_5vLK@6LK@øéIusb-otg-regulatorregulator-fixedk„¸defaultƇévcc_otg_5vLK@6LK@øéI #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2rtc0rtc1interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesspi-max-frequencym25p,fast-readpagesizelabellinux,default-triggerreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-handlephy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayti,rx-internal-delayti,tx-internal-delayti,fifo-depthenet-phy-lane-no-swapti,clk-output-selphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyboost-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorregulator-enable-ramp-delayregulator-ramp-delayvin-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellssdcard-supplyflash0-supplyflash1-supplygpio1830-supplygpio30-supplybb-supplydvp-supplylcdc-supplywifi-supplyaudio-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highgpiosdefault-statelinux,code