Ð
þí¤^8šÐ( Žš˜'firefly,firefly-rk3288rockchip,rk3288&7Firefly-RK3288aliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000arm-pmuarm,cortex-a12-pmu0ê—˜™šõcpusrockchip,rk3066-smpcpu@500#cpuarm,cortex-a12/3:N]œ@krrŒ ˜cpu@501#cpuarm,cortex-a12/3:N]œ@krr˜cpu@502#cpuarm,cortex-a12/3:N]œ@krr˜cpu@503#cpuarm,cortex-a12/3:N]œ@krr˜opp-table-0operating-points-v2 ˜opp-126000000«‚›€²
» opp-216000000«ßæ²
» opp-312000000«˜¾²
» opp-408000000«Q–²
» opp-600000000«#ÃF²
» opp-696000000«)|²~ðopp-816000000«0£,²B@opp-1008000000«<ܲopp-1200000000«G†Œ²Èàopp-1416000000«Tfr²O€opp-1512000000«ZJ²Ö opp-1608000000«_Ø"²™preserved-memoryÀdma-unusable@fe000000/þoscillatorfixed-clockÇn6×xin24mê˜
timerarm,armv7-timer÷0ê
Çn6timer@ff810000rockchip,rk3288-timer/ÿ êHka
2pclktimerdisplay-subsystemrockchip,display-subsystem>mmc@ff0c0000rockchip,rk3288-dw-mshcDðÑ€ kÈDrv2biuciuciu-driveciu-sampleRê /ÿ@3€]resetiokaypzŒÈ¯ºdefaultÈ
ÒÞmmc@ff0d0000rockchip,rk3288-dw-mshcDðÑ€ kÉEsw2biuciuciu-driveciu-sampleRê!/ÿ
@3]resetiokayp¯ëºdefaultÈÒÞmmc@ff0e0000rockchip,rk3288-dw-mshcDðÑ€ kÊFtx2biuciuciu-driveciu-sampleRê"/ÿ@3‚]reset idisabledmmc@ff0f0000rockchip,rk3288-dw-mshcDðÑ€ kËGuy2biuciuciu-driveciu-sampleRê#/ÿ@3ƒ]resetiokaypz¯ëºdefaultÈÒÞsaradc@ff100000rockchip,saradc/ÿê$ùkI[2saradcapb_pclk3W]saradc-apbiokay˜ˆspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spikAR2spiclkapb_pclktxrxê,ºdefaultÈ !"#/ÿiokayspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spikBS2spiclkapb_pclk
txrxê-ºdefaultÈ$%&'/ÿ idisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spikCT2spiclkapb_pclktxrxê.ºdefaultÈ()*+/ÿ idisabledi2c@ff140000rockchip,rk3288-i2c/ÿê>2i2ckMºdefaultÈ,iokayi2c@ff150000rockchip,rk3288-i2c/ÿê?2i2ckOºdefaultÈ- idisabledi2c@ff160000rockchip,rk3288-i2c/ÿê@2i2ckPºdefaultÈ.iokayi2c@ff170000rockchip,rk3288-i2c/ÿêA2i2ckQºdefaultÈ/iokay˜{serial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê7&0kMU2baudclkapb_pclktxrxºdefaultÈ012iokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê8&0kNV2baudclkapb_pclktxrxºdefaultÈ3iokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿiê9&0kOW2baudclkapb_pclkºdefaultÈ4iokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê:&0kPX2baudclkapb_pclktxrxºdefaultÈ5iokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê;&0kQY2baudclkapb_pclk
txrxºdefaultÈ6 idisableddma-controller@ff250000arm,pl330arm,primecell/ÿ%@ê=Hck 2apb_pclk˜thermal-zonesreserve-thermalz舞7cpu-thermalzdˆž7tripscpu_alert0®pºÐ*passive˜8cpu_alert1®$øºÐ*passive˜9cpu_crit®_ºÐ *criticalcooling-mapsmap0Å80Êÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1Å90Êÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalzdˆž7tripsgpu_alert0®pºÐ*passive˜:gpu_crit®_ºÐ *criticalcooling-mapsmap0Å:Ê;ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc/ÿ(ê%kHZ2tsadcapb_pclk3Ÿ
]tsadc-apbºinitdefaultsleepÈ<�Ù=ã<�í>siokay'>˜7ethernet@ff290000rockchip,rk3288-gmac/ÿ)êYmacirqeth_wake_irq>8k—fgc˜Ä]M2stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac3B
]stmmacethiokayi—y?inputºdefaultÈ@ABCD¨rgmii±Ç'B@ÜEì0õusb@ff500000
generic-ehci/ÿPêkÂþFusb idisabledusb@ff520000
generic-ohci/ÿRê)kÂþFusb idisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿTêkÃ2otg
hostþG usb2-phyiokayºdefaultÈHusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿXêkÁ2otg
otg,>M€€@@ þI usb2-phyiokayusb@ff5c0000
generic-ehci/ÿ\êkÄ idisableddma-controller@ff600000arm,pl330arm,primecell/ÿ`@ê=HckÁ 2apb_pclk idisabledi2c@ff650000rockchip,rk3288-i2c/ÿeê<�2i2ckLºdefaultÈJiokayÇ€syr827@40silergy,syr827\/@yvdd_cpuˆøP ™p¸ÌÞ,ú@˜ syr828@41silergy,syr828\/Ayvdd_gpuˆøP ™p¸˜€rtc@51haoyu,hym8563/Qê×xin32k&KêºdefaultÈLact8846@5aactive-semi,act8846/ZºdefaultÈMN2=HS^jvOregulatorsREG1yvcc_ddrˆO€ O€¸REG2yvcc_ioˆ2Z 2Z ¸˜REG3yvdd_logˆÈà Èà¸REG4yvcc_20ˆ„€ „€¸˜OREG5 yvccio_sdˆ2Z 2Z ¸˜REG6
yvdd10_lcdˆB@ B@¸REG7yvcca_18ˆw@ w@REG8yvcca_33ˆ2Z 2Z ˜cREG9yvcc_lanˆ2Z 2Z ˜DREG10yvdd_10ˆB@ B@¸REG11yvcc_18ˆw@ w@¸˜REG12
yvcc18_lcdˆw@ w@¸i2c@ff660000rockchip,rk3288-i2c/ÿfê=2i2ckNºdefaultÈPiokaypwm@ff680000rockchip,rk3288-pwm/ÿh‚ºdefaultÈQk_ idisabledpwm@ff680010rockchip,rk3288-pwm/ÿh‚ºdefaultÈRk_iokaypwm@ff680020rockchip,rk3288-pwm/ÿh ‚ºdefaultÈSk_ idisabledpwm@ff680030rockchip,rk3288-pwm/ÿh0‚ºdefaultÈTk_ idisabledsram@ff700000
mmio-sram/ÿp€Àÿp€smp-sram@0rockchip,rk3066-smp-sram/sram@ff720000#rockchip,rk3288-pmu-srammmio-sram/ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd/ÿs˜power-controller!rockchip,rk3288-power-controllerihy
˜hpower-domain@9/ ÈkÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$¡UVWXYZ[\]power-domain@11/kÏop¡^_power-domain@12/kÐÜ¡`power-domain@13/
kÀ¡abreboot-modesyscon-reboot-mode¨”¯RBûRBÃÉRBà ÙRBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon/ÿtclock-controller@ff760000rockchip,rk3288-cru/ÿvk
2xin24m>êåHiÑÝjÒÞk$ò#g¸€×„Íeá£ðÑ€xhÀá£ðÑ€xhÀ˜syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd/ÿw˜>edp-phyrockchip,rk3288-dp-phykh224m idisabled˜xio-domains"rockchip,rk3288-io-voltage-domainiokayc)d4BDP^nzˆusbphyrockchip,rk3288-usb-phyiokayusb-phy@320/ k]2phyclkê3…
]phy-reset˜Iusb-phy@334/4k^2phyclkê3ˆ
]phy-reset˜Fusb-phy@348/Hk_2phyclkê3‹
]phy-reset˜Gwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt/ÿ€kpêOiokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif/ÿ‹”kTÐ
2mclkhclketxê6ºdefaultÈf> idisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s/ÿ‰”ê5kRÎ2i2s_clki2s_hclkeetxrxºdefaultÈg¥À idisabledcrypto@ff8a0000rockchip,rk3288-crypto/ÿŠ@ê0 kÇÍ}Á2aclkhclksclkapb_pclk3®]crypto-rstiommu@ff900800rockchip,iommu/ÿ@êkÊÔ2aclkifaceÚ idisablediommu@ff914000rockchip,iommu /ÿ‘@ÿ‘PêkÍÕ2aclkifaceÚç idisabledrga@ff920000rockchip,rk3288-rga/ÿ’€êkÈÖj2aclkhclksclkh 3ilm
]coreaxiahbvop@ff930000rockchip,rk3288-vop /ÿ“œÿ“êkžÑ2aclk_vopdclk_vophclk_voph 3def
]axiahbdclkiiokayport˜endpoint@0/j˜|endpoint@1/k˜yendpoint@2/l˜sendpoint@3/m˜viommu@ff930300rockchip,iommu/ÿ“êkÅÑ2aclkifaceh Úiokay˜ivop@ff940000rockchip,rk3288-vop /ÿ”œÿ”êkÆ¿Ò2aclk_vopdclk_vophclk_voph 3°±²
]axiahbdclkniokayport˜endpoint@0/o˜}endpoint@1/p˜zendpoint@2/q˜tendpoint@3/r˜wiommu@ff940300rockchip,iommu/ÿ”êkÆÒ2aclkifaceh Úiokay˜ndsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi/ÿ–@êk~d 2refpclkh > idisabledportsport@0/endpoint@0/s˜lendpoint@1/t˜qport@1/lvds@ff96c000rockchip,rk3288-lvds/ÿ–À@kg
2pclk_lvdsºlcdcÈuh > idisabledportsport@0/endpoint@0/v˜mendpoint@1/w˜rport@1/dp@ff970000rockchip,rk3288-dp/ÿ—@êbkic2dppclkþxdph 3o]dp> idisabledportsport@0/endpoint@0/y˜kendpoint@1/z˜pport@1/hdmi@ff980000rockchip,rk3288-dw-hdmi/ÿ˜0êgkhmn2iahbisfrcech >”iokay'{portsport@0/endpoint@0/|˜jendpoint@1/}˜oport@1/video-codec@ff9a0000rockchip,rk3288-vpu/ÿšê
YvepuvdpukÐÜ
2aclkhclk~hiommu@ff9a0800rockchip,iommu/ÿšêkÐÜ2aclkifaceÚh˜~iommu@ff9c0440rockchip,iommu /ÿœ@@ÿœ€@êokÏÛ2aclkifaceÚ idisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760/ÿ£$êYjobmmugpukÀ:Nh
iokay3€˜;opp-table-1operating-points-v2˜opp-100000000«õá²~ðopp-200000000«ë²~ðopp-300000000«á£²B@opp-400000000«×„²Èàopp-600000000«#ÃF²Ðqos@ffaa0000rockchip,rk3288-qossyscon/ÿª ˜aqos@ffaa0080rockchip,rk3288-qossyscon/ÿª€ ˜bqos@ffad0000rockchip,rk3288-qossyscon/ÿ ˜Vqos@ffad0100rockchip,rk3288-qossyscon/ÿ ˜Wqos@ffad0180rockchip,rk3288-qossyscon/ÿ€ ˜Xqos@ffad0400rockchip,rk3288-qossyscon/ÿ ˜Yqos@ffad0480rockchip,rk3288-qossyscon/ÿ€ ˜Zqos@ffad0500rockchip,rk3288-qossyscon/ÿ ˜Uqos@ffad0800rockchip,rk3288-qossyscon/ÿ ˜[qos@ffad0880rockchip,rk3288-qossyscon/ÿ€ ˜\qos@ffad0900rockchip,rk3288-qossyscon/ÿ ˜]qos@ffae0000rockchip,rk3288-qossyscon/ÿ® ˜`qos@ffaf0000rockchip,rk3288-qossyscon/ÿ¯ ˜^qos@ffaf0080rockchip,rk3288-qossyscon/ÿ¯€ ˜_dma-controller@ffb20000arm,pl330arm,primecell/ÿ²@ê=HckÁ 2apb_pclk˜eefuse@ffb40000rockchip,rk3288-efuse/ÿ´ kq2pclk_efusecpu-id@7/cpu_leakage@17/interrupt-controller@ffc01000arm,gic-400?T@/ÿÀÿÀ ÿÀ@ ÿÀ` ê ˜pinctrlrockchip,rk3288-pinctrl>Àgpio@ff750000rockchip,gpio-bank/ÿuêQk@eu?T˜‹gpio@ff780000rockchip,gpio-bank/ÿxêRkAeu?Tgpio@ff790000rockchip,gpio-bank/ÿyêSkBeu?Tgpio@ff7a0000rockchip,gpio-bank/ÿzêTkCeu?Tgpio@ff7b0000rockchip,gpio-bank/ÿ{êUkDeu?T˜Egpio@ff7c0000rockchip,gpio-bank/ÿ|êVkEeu?Tgpio@ff7d0000rockchip,gpio-bank/ÿ}êWkFeu?Tgpio@ff7e0000rockchip,gpio-bank/ÿ~êXkGeu?T˜Kgpio@ff7f0000rockchip,gpio-bank/ÿêYkHeu?T˜hdmihdmi-cec-c0hdmi-cec-c7hdmi-ddc hdmi-ddc-unwedge ‚pcfg-output-low˜‚pcfg-pull-upš˜ƒpcfg-pull-down§˜„pcfg-pull-none¶˜pcfg-pull-none-12ma¶Ã˜…suspendglobal-pwroffddrio-pwroffddr0-retentionƒddr1-retentionƒedpedp-hpd„i2c0i2c0-xfer ˜Ji2c1i2c1-xfer ˜,i2c2i2c2-xfer
˜Pi2c3i2c3-xfer ˜-i2c4i2c4-xfer ˜.i2c5i2c5-xfer ˜/i2s0i2s0-bus`˜glcdclcdc-ctl@˜usdmmcsdmmc-clk…˜
sdmmc-cmd†˜sdmmc-cdƒ˜sdmmc-bus1ƒsdmmc-bus4@††††˜sdmmc-pwr˜sdio0sdio0-bus1ƒsdio0-bus4@ƒƒƒƒ˜sdio0-cmdƒ˜sdio0-clk˜sdio0-cdƒsdio0-wpƒsdio0-pwrƒsdio0-bkpwrƒsdio0-intƒsdio1sdio1-bus1ƒsdio1-bus4@ƒƒƒƒsdio1-cdƒsdio1-wpƒsdio1-bkpwrƒsdio1-intƒsdio1-cmdƒsdio1-clksdio1-pwr ƒemmcemmc-clk˜emmc-cmdƒ˜emmc-pwr ƒ˜emmc-bus1ƒemmc-bus4@ƒƒƒƒemmc-bus8€ƒƒƒƒƒƒƒƒ˜spi0spi0-clkƒ˜spi0-cs0
ƒ˜ spi0-txƒ˜!spi0-rxƒ˜"spi0-cs1ƒ˜#spi1spi1-clkƒ˜$spi1-cs0
ƒ˜'spi1-rxƒ˜&spi1-txƒ˜%spi2spi2-cs1ƒspi2-clkƒ˜(spi2-cs0ƒ˜+spi2-rxƒ˜*spi2-tx ƒ˜)uart0uart0-xfer ƒ˜0uart0-ctsƒ˜1uart0-rts˜2uart1uart1-xfer ƒ ˜3uart1-cts
ƒuart1-rtsuart2uart2-xfer ƒ˜4uart3uart3-xfer ƒ˜5uart3-cts ƒuart3-rts
uart4uart4-xfer ƒ˜6uart4-ctsƒuart4-rts
tsadcotp-pin
˜<�otp-out
˜=pwm0pwm0-pin˜Qpwm1pwm1-pin˜Rpwm2pwm2-pin˜Spwm3pwm3-pin˜Tgmacrgmii-pinsð………… ……˜@rmii-pins phy-int ƒ˜Cphy-pmebƒ˜Bphy-rst‡˜Aspdifspdif-tx˜fpcfg-output-highÒ˜‡pcfg-pull-up-drv-12mašÃ˜†act8846pwr-hold‡˜Npmic-vsel‚˜Mdvpdvp-pwr˜”hym8563rtc-intƒ˜Lkeyspwr-keyƒ˜Œledspower-led-pin˜work-led-pin˜Žusb_hosthost-vbus-drv˜‘usbhub-rst‡˜Husb_otgotg-vbus-drv˜“irir-intƒ˜Šmemory@0#memory/€adc-keys adc-keysÞˆêbuttonsûw@button-recovery Recovery h &dovdd-1v8-regulatorregulator-fixed
ydovdd_1v8ˆw@ w@‰˜dexternal-gmac-clockfixed-clockêÇsY@ ×ext_gmac˜?ir-receivergpio-ir-receiverºdefaultÈŠ @Kgpio-keys
gpio-keyskey-power F @‹ GPIO Power tºdefaultÈŒleds
gpio-ledsled-0 @ firefly:blue:user Trc-feedbackºdefaultÈŽled-1 @ firefly:green:power Tdefault-onºdefaultÈvsys-regulatorregulator-fixedyvcc_sysˆLK@ LK@¸Ì˜sdmmc-regulatorregulator-fixedçKºdefaultÈyvcc_sdˆ2Z 2Z j† ˜flash-regulatorregulator-fixed
yvcc_flashˆw@ w@˜usb-regulatorregulator-fixedyvcc_5vˆLK@ LK@¸Ì˜’usb-host-regulatorregulator-fixed {狺defaultÈ‘yvcc_host_5vˆLK@ LK@¸’usb-otg-regulatorregulator-fixed {狺defaultÈ“yvcc_otg_5vˆLK@ LK@¸’vcc28-dvp-regulatorregulator-fixed {狺defaultÈ”
yvcc28_dvpˆ*¹€ *¹€¸˜‰ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltgpioswakeup-sourcelinux,default-triggerstartup-delay-usenable-active-high