Ð
þí¦D8œˆ( ¼œP*rockchip,rk3288-evb-rk808rockchip,rk3288&7Rockchip RK3288 EVB RK808aliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000arm-pmuarm,cortex-a12-pmu0ê—˜™šõcpusrockchip,rk3066-smpcpu@500#cpuarm,cortex-a12/3:N]œ@krrŒ ˜cpu@501#cpuarm,cortex-a12/3:N]œ@krr˜cpu@502#cpuarm,cortex-a12/3:N]œ@krr˜cpu@503#cpuarm,cortex-a12/3:N]œ@krr˜opp-table-0operating-points-v2 ˜opp-126000000«‚›€²
» opp-216000000«ßæ²
» opp-312000000«˜¾²
» opp-408000000«Q–²
» opp-600000000«#ÃF²
» opp-696000000«)|²~ðopp-816000000«0£,²B@opp-1008000000«<ܲopp-1200000000«G†Œ²Èàopp-1416000000«Tfr²O€opp-1512000000«ZJ²Ö opp-1608000000«_Ø"²™preserved-memoryÀdma-unusable@fe000000/þoscillatorfixed-clockÇn6×xin24mê˜
timerarm,armv7-timer÷0ê
Çn6timer@ff810000rockchip,rk3288-timer/ÿ êHka
2pclktimerdisplay-subsystemrockchip,display-subsystem>mmc@ff0c0000rockchip,rk3288-dw-mshcDðÑ€ kÈDrv2biuciuciu-driveciu-sampleRê /ÿ@3€]resetiokaypzŒÈ¯ºdefaultÈ
ÒÞmmc@ff0d0000rockchip,rk3288-dw-mshcDðÑ€ kÉEsw2biuciuciu-driveciu-sampleRê!/ÿ
@3]reset idisabledmmc@ff0e0000rockchip,rk3288-dw-mshcDðÑ€ kÊFtx2biuciuciu-driveciu-sampleRê"/ÿ@3‚]reset idisabledmmc@ff0f0000rockchip,rk3288-dw-mshcDðÑ€ kËGuy2biuciuciu-driveciu-sampleRê#/ÿ@3ƒ]resetiokaypz¯ëºdefaultÈsaradc@ff100000rockchip,saradc/ÿê$ùkI[2saradcapb_pclk3W]saradc-apbiokay˜{spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spikAR2spiclkapb_pclktxrxê,ºdefaultÈ/ÿ idisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spikBS2spiclkapb_pclk
txrxê-ºdefaultÈ /ÿ idisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spikCT2spiclkapb_pclktxrxê.ºdefaultÈ!"#$/ÿ idisabledi2c@ff140000rockchip,rk3288-i2c/ÿê>2i2ckMºdefaultÈ% idisabledi2c@ff150000rockchip,rk3288-i2c/ÿê?2i2ckOºdefaultÈ& idisabledi2c@ff160000rockchip,rk3288-i2c/ÿê@2i2ckPºdefaultÈ' idisabledi2c@ff170000rockchip,rk3288-i2c/ÿêA2i2ckQºdefaultÈ(iokay˜nserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê7&0kMU2baudclkapb_pclktxrxºdefaultÈ)iokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê8&0kNV2baudclkapb_pclktxrxºdefaultÈ*iokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿiê9&0kOW2baudclkapb_pclkºdefaultÈ+iokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê:&0kPX2baudclkapb_pclktxrxºdefaultÈ,iokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿê;&0kQY2baudclkapb_pclk
txrxºdefaultÈ-iokaydma-controller@ff250000arm,pl330arm,primecell/ÿ%@ê=Hck 2apb_pclk˜thermal-zonesreserve-thermalz舞.cpu-thermalzdˆž.tripscpu_alert0®pºÐ*passive˜/cpu_alert1®$øºÐ*passive˜0cpu_crit®_ºÐ *criticalcooling-mapsmap0Å/0Êÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1Å00Êÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalzdˆž.tripsgpu_alert0®pºÐ*passive˜1gpu_crit®_ºÐ *criticalcooling-mapsmap0Å1Ê2ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc/ÿ(ê%kHZ2tsadcapb_pclk3Ÿ
]tsadc-apbºinitdefaultsleepÈ3Ù4ã3í5siokay'>˜.ethernet@ff290000rockchip,rk3288-gmac/ÿ)êYmacirqeth_wake_irq58k—fgc˜Ä]M2stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac3B
]stmmacethiokayi6trgmii}inputŠ7š°'B@Å—Õ8ºdefaultÈ9ì0õusb@ff500000
generic-ehci/ÿPêkÂþ:usbiokayusb@ff520000
generic-ohci/ÿRê)kÂþ:usb idisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿTêkÃ2otg
hostþ; usb2-phyiokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿXêkÁ2otg
otg,>M€€@@ þ<� usb2-phy idisabledusb@ff5c0000
generic-ehci/ÿ\êkÄ idisableddma-controller@ff600000arm,pl330arm,primecell/ÿ`@ê=HckÁ 2apb_pclk idisabledi2c@ff650000rockchip,rk3288-i2c/ÿeê<�2i2ckLºdefaultÈ=iokayÇ€pmic@1brockchip,rk808/&>êºdefaultÈ?@\}ê×xin32krk808-clkout2‹A—A£A¯A»AÇAÓßBëBøABCregulatorsDCDC_REG13Eq°]™puvdd_arm˜ regulator-state-mem„DCDC_REG23EøP]Ðuvdd_gpu˜sregulator-state-memµB@DCDC_REG33uvcc_ddrregulator-state-memDCDC_REG43E2Z ]2Z uvcc_io˜Bregulator-state-memµ2Z LDO_REG13E2Z ]2Z
uvccio_pmu˜Cregulator-state-memµ2Z LDO_REG23E2Z ]2Z uvcc_tpregulator-state-mem„LDO_REG33EB@]B@uvdd_10regulator-state-memµB@LDO_REG43Ew@]w@
uvcc18_lcdregulator-state-memµw@LDO_REG53Ew@]2Z uvccio_sd˜regulator-state-memµ2Z LDO_REG63EB@]B@
uvdd10_lcdregulator-state-memµB@LDO_REG73Ew@]w@uvcc_18˜regulator-state-memµw@LDO_REG83E2Z ]2Z uvcca_codecregulator-state-memµ2Z SWITCH_REG13uvcc_wlregulator-state-memSWITCH_REG23uvcc_lcd˜regulator-state-memi2c@ff660000rockchip,rk3288-i2c/ÿfê=2i2ckNºdefaultÈD idisabledpwm@ff680000rockchip,rk3288-pwm/ÿhѺdefaultÈEk_iokay˜~pwm@ff680010rockchip,rk3288-pwm/ÿhѺdefaultÈFk_ idisabledpwm@ff680020rockchip,rk3288-pwm/ÿh ѺdefaultÈGk_ idisabledpwm@ff680030rockchip,rk3288-pwm/ÿh0ѺdefaultÈHk_ idisabledsram@ff700000
mmio-sram/ÿp€Àÿp€smp-sram@0rockchip,rk3066-smp-sram/sram@ff720000#rockchip,rk3288-pmu-srammmio-sram/ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd/ÿs˜power-controller!rockchip,rk3288-power-controllerÜÅhÕ
˜Zpower-domain@9/ ÈkÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$ðIJKLMNOPQÜpower-domain@11/kÏopðRSÜpower-domain@12/kÐÜðTÜpower-domain@13/
kÀðUVÜreboot-modesyscon-reboot-mode÷”þRBÃ
RBÃRBÃ (RBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon/ÿtclock-controller@ff760000rockchip,rk3288-cru/ÿvk
2xin24m5ê4HÅÑÝjÒÞk$A#g¸€×„Íeá£ðÑ€xhÀá£ðÑ€xhÀ˜syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd/ÿw˜5edp-phyrockchip,rk3288-dp-phykh224mViokay˜jio-domains"rockchip,rk3288-io-voltage-domain idisabledusbphyrockchip,rk3288-usb-phyiokayusb-phy@320V/ k]2phyclkê3…
]phy-reset˜<�usb-phy@334V/4k^2phyclkê3ˆ
]phy-reset˜:usb-phy@348V/Hk_2phyclkê3‹
]phy-reset˜;watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt/ÿ€kpêOiokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif/ÿ‹akTÐ
2mclkhclkWtxê6ºdefaultÈX5 idisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s/ÿ‰aê5kRÎ2i2s_clki2s_hclkWWtxrxºdefaultÈYr idisabledcrypto@ff8a0000rockchip,rk3288-crypto/ÿŠ@ê0 kÇÍ}Á2aclkhclksclkapb_pclk3®]crypto-rstiommu@ff900800rockchip,iommu/ÿ@êkÊÔ2aclkiface§ idisablediommu@ff914000rockchip,iommu /ÿ‘@ÿ‘PêkÍÕ2aclkiface§´ idisabledrga@ff920000rockchip,rk3288-rga/ÿ’€êkÈÖj2aclkhclksclkÏZ 3ilm
]coreaxiahbvop@ff930000rockchip,rk3288-vop /ÿ“œÿ“êkžÑ2aclk_vopdclk_vophclk_vopÏZ 3def
]axiahbdclkÝ[iokayport˜endpoint@0/ä\˜oendpoint@1/ä]˜kendpoint@2/ä^˜eendpoint@3/ä_˜hiommu@ff930300rockchip,iommu/ÿ“êkÅÑ2aclkifaceÏZ §iokay˜[vop@ff940000rockchip,rk3288-vop /ÿ”œÿ”êkÆ¿Ò2aclk_vopdclk_vophclk_vopÏZ 3°±²
]axiahbdclkÝ`iokayport˜endpoint@0/äa˜pendpoint@1/äb˜lendpoint@2/äc˜fendpoint@3/äd˜iiommu@ff940300rockchip,iommu/ÿ”êkÆÒ2aclkifaceÏZ §iokay˜`dsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi/ÿ–@êk~d 2refpclkÏZ 5 idisabledportsport@0/endpoint@0/äe˜^endpoint@1/äf˜cport@1/lvds@ff96c000rockchip,rk3288-lvds/ÿ–À@kg
2pclk_lvdsºlcdcÈgÏZ 5 idisabledportsport@0/endpoint@0/äh˜_endpoint@1/äi˜dport@1/dp@ff970000rockchip,rk3288-dp/ÿ—@êbkic2dppclkþjdpÏZ 3o]dp5iokayôportsport@0/endpoint@0/äk˜]endpoint@1/äl˜bport@1/endpoint@0/äm˜‚hdmi@ff980000rockchip,rk3288-dw-hdmi/ÿ˜0êgkhmn2iahbisfrcecÏZ 5aiokayþnportsport@0/endpoint@0/äo˜\endpoint@1/äp˜aport@1/video-codec@ff9a0000rockchip,rk3288-vpu/ÿšê
YvepuvdpukÐÜ
2aclkhclkÝqÏZiommu@ff9a0800rockchip,iommu/ÿšêkÐÜ2aclkiface§ÏZ˜qiommu@ff9c0440rockchip,iommu /ÿœ@@ÿœ€@êokÏÛ2aclkiface§ idisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760/ÿ£$êYjobmmugpukÀ:rNÏZ
iokay
s˜2opp-table-1operating-points-v2˜ropp-100000000«õá²~ðopp-200000000«ë²~ðopp-300000000«á£²B@opp-400000000«×„²Èàopp-600000000«#ÃF²Ðqos@ffaa0000rockchip,rk3288-qossyscon/ÿª ˜Uqos@ffaa0080rockchip,rk3288-qossyscon/ÿª€ ˜Vqos@ffad0000rockchip,rk3288-qossyscon/ÿ ˜Jqos@ffad0100rockchip,rk3288-qossyscon/ÿ ˜Kqos@ffad0180rockchip,rk3288-qossyscon/ÿ€ ˜Lqos@ffad0400rockchip,rk3288-qossyscon/ÿ ˜Mqos@ffad0480rockchip,rk3288-qossyscon/ÿ€ ˜Nqos@ffad0500rockchip,rk3288-qossyscon/ÿ ˜Iqos@ffad0800rockchip,rk3288-qossyscon/ÿ ˜Oqos@ffad0880rockchip,rk3288-qossyscon/ÿ€ ˜Pqos@ffad0900rockchip,rk3288-qossyscon/ÿ ˜Qqos@ffae0000rockchip,rk3288-qossyscon/ÿ® ˜Tqos@ffaf0000rockchip,rk3288-qossyscon/ÿ¯ ˜Rqos@ffaf0080rockchip,rk3288-qossyscon/ÿ¯€ ˜Sdma-controller@ffb20000arm,pl330arm,primecell/ÿ²@ê=HckÁ 2apb_pclk˜Wefuse@ffb40000rockchip,rk3288-efuse/ÿ´ kq2pclk_efusecpu-id@7/cpu_leakage@17/interrupt-controller@ffc01000arm,gic-400+@/ÿÀÿÀ ÿÀ@ ÿÀ` ê ˜pinctrlrockchip,rk3288-pinctrl5Àgpio@ff750000rockchip,gpio-bank/ÿuêQk@<�L+˜>gpio@ff780000rockchip,gpio-bank/ÿxêRkA<�L+gpio@ff790000rockchip,gpio-bank/ÿyêSkB<�L+gpio@ff7a0000rockchip,gpio-bank/ÿzêTkC<�L+gpio@ff7b0000rockchip,gpio-bank/ÿ{êUkD<�L+˜7gpio@ff7c0000rockchip,gpio-bank/ÿ|êVkE<�L+gpio@ff7d0000rockchip,gpio-bank/ÿ}êWkF<�L+gpio@ff7e0000rockchip,gpio-bank/ÿ~êXkG<�L+˜|gpio@ff7f0000rockchip,gpio-bank/ÿêYkH<�L+hdmihdmi-cec-c0Xthdmi-cec-c7Xthdmi-ddc Xtthdmi-ddc-unwedge Xutpcfg-output-lowf˜upcfg-pull-upq˜vpcfg-pull-down~˜wpcfg-pull-none˜tpcfg-pull-none-12maš˜zsuspendglobal-pwroffXt˜@ddrio-pwroffXtddr0-retentionXvddr1-retentionXvedpedp-hpdXwi2c0i2c0-xfer Xtt˜=i2c1i2c1-xfer Xtt˜%i2c2i2c2-xfer X t
t˜Di2c3i2c3-xfer Xtt˜&i2c4i2c4-xfer Xtt˜'i2c5i2c5-xfer Xtt˜(i2s0i2s0-bus`Xtttttt˜Ylcdclcdc-ctl@Xtttt˜gsdmmcsdmmc-clkXx˜
sdmmc-cmdXy˜sdmmc-cdXv˜sdmmc-bus1Xvsdmmc-bus4@Xyyyy˜sdmmc-pwrXt˜†sdio0sdio0-bus1Xvsdio0-bus4@Xvvvvsdio0-cmdXvsdio0-clkXtsdio0-cdXvsdio0-wpXvsdio0-pwrXvsdio0-bkpwrXvsdio0-intXvsdio1sdio1-bus1Xvsdio1-bus4@Xvvvvsdio1-cdXvsdio1-wpXvsdio1-bkpwrXvsdio1-intXvsdio1-cmdXvsdio1-clkXtsdio1-pwrX vemmcemmc-clkXt˜emmc-cmdXv˜emmc-pwrX v˜emmc-bus1Xvemmc-bus4@Xvvvvemmc-bus8€Xvvvvvvvv˜spi0spi0-clkXv˜spi0-cs0X
v˜spi0-txXv˜spi0-rxXv˜spi0-cs1Xvspi1spi1-clkXv˜spi1-cs0X
v˜ spi1-rxXv˜spi1-txXv˜spi2spi2-cs1Xvspi2-clkXv˜!spi2-cs0Xv˜$spi2-rxXv˜#spi2-txX v˜"uart0uart0-xfer Xvt˜)uart0-ctsXvuart0-rtsXtuart1uart1-xfer Xv t˜*uart1-ctsX
vuart1-rtsXtuart2uart2-xfer Xvt˜+uart3uart3-xfer Xvt˜,uart3-ctsX vuart3-rtsX
tuart4uart4-xfer Xvt˜-uart4-ctsXvuart4-rtsX
ttsadcotp-pinX
t˜3otp-outX
t˜4pwm0pwm0-pinXt˜Epwm1pwm1-pinXt˜Fpwm2pwm2-pinXt˜Gpwm3pwm3-pinXt˜Hgmacrgmii-pinsðXttttzzzzttt zztt˜9rmii-pins Xttttttttttspdifspdif-txXt˜Xpcfg-pull-none-drv-8maš˜xpcfg-pull-up-drv-8maqš˜ybacklightbl-enXt˜}buttonspwrbtnXv˜ƒlcdlcd-csXt˜€pmicpmic-intXv˜?usbhost-vbus-drvXt˜„eth_phyeth-phy-pwrXt˜…memory@0#memory/€adc-keys adc-keys©{µbuttonsÆw@button-up
àVolume Upæsñ† button-downàVolume Downærñ“àbutton-menuàMenuæ‹ñ Äbutton-escàEscæñB@button-homeàHomeæfñÖ backlightpwm-backlight
!"#$%&'()*+,-./0123456789:;<�=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…†‡ˆ‰Š‹ŒŽ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©ª«¬®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ € 6|ºdefaultÈ} C~B@˜external-gmac-clockfixed-clockÇsY@ ×ext_gmacê˜8panellg,lp079qx1-sp0v H 6|È€ Rportsportendpoint䂘mgpio-keys
gpio-keys _ºdefaultȃkey-power =>ætàGPIO Key Power j} {dvcc-host-regulatorregulator-fixed •>ºdefaultÈ„ uvcc_host3vcc-phy-regulatorregulator-fixed •>ºdefaultÈ…uvcc_phyE2Z ]2Z 3˜6vsys-regulatorregulator-fixeduvcc_sysELK@]LK@3˜Asdmmc-regulatorregulator-fixed•|ºdefaultȆuvcc_sdE2Z ]2Z † ±B˜ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltbrightness-levelsdefault-brightness-levelenable-gpiospwmsbacklightpower-supplyautorepeatlinux,input-typedebounce-intervalenable-active-highstartup-delay-usvin-supply