Ð þíf™8`P(I`,mecer,xms6rockchip,rk32297Mecer Xtreme Mini S6aliases=/pinctrl/gpio@11110000C/pinctrl/gpio@11120000I/pinctrl/gpio@11130000O/pinctrl/gpio@11140000U/serial@11010000]/serial@11020000e/serial@11030000m/spi@11090000r/mmc@30000000w/mmc@30010000|/mmc@30020000cpuscpu@f00cpu,arm,cortex-a7‘˜¬»œ@ÉÐpsciÞécpu@f01cpu,arm,cortex-a7‘˜¬ÐpsciÞécpu@f02cpu,arm,cortex-a7‘˜¬ÐpsciÞécpu@f03cpu,arm,cortex-a7‘˜¬ÐpsciÞéopp-table-0,operating-points-v2ñéopp-408000000üQ–~ðœ@"opp-600000000ü#ÃFà˜opp-816000000ü0£,B@opp-1008000000ü<ÜíØopp-1200000000üG†Œtxopp-1296000000üM?d7Èopp-1392000000üRø<�ûopp-1464000000üWBÞ\Àarm-pmu,arm,cortex-a7-pmu0.LMNO9psci,arm,psci-1.0arm,psci-0.2×smctimer,arm,armv7-timerL0.   pn6oscillator ,fixed-clockpn6€xin24m“é+display-subsystem,rockchip,display-subsystem  i2s1@100b0000(,rockchip,rk3228-i2srockchip,rk3066-i2s @ .¦i2s_clki2s_hclkÉQ»²  ·txrxÁdefaultÏ  Ùdisabledi2s0@100c0000(,rockchip,rk3228-i2srockchip,rk3066-i2s @ .¦i2s_clki2s_hclkÉPº² ·txrx Ùdisabledspdif@100d0000,rockchip,rk3228-spdif  .ÉS½ ¦mclkhclk² ·txÁdefaultÏ  Ùdisabledi2s2@100e0000(,rockchip,rk3228-i2srockchip,rk3066-i2s@ .¦i2s_clki2s_hclkÉR¼² ·txrx Ùdisabledsyscon@11000000&,rockchip,rk3228-grfsysconsimple-mfdé,io-domains",rockchip,rk3228-io-voltage-domainÙokayà îü power-controller!,rockchip,rk3228-power-controller é2power-domain@48ÉΈÌÔÍÓ‡ power-domain@5ÉÓ¾Ä power-domain@6ÉÊÐ power-domain@7 ÉËÑ…† power-domain@8ÉÕ usb2phy@760,rockchip,rk3228-usb2phy` ÉŽ¦phyclk €usb480m_phy0“ÙokayéHotg-port$.;<�=%otg-bvalidotg-idlinestate5Ùokay@éGhost-port .> %linestate5Ùokay@éIusb2phy@800,rockchip,rk3228-usb2phy ɏ¦phyclk €usb480m_phy1“ÙokayéJotg-port .D %linestate5Ùokay@éKhost-port .E %linestate5Ùokay@éLserial@11010000,snps,dw-apb-uart .7pn6ÉMU¦baudclkapb_pclkÁdefault ÏKU Ùdisabledserial@11020000,snps,dw-apb-uart .8pn6ÉNV¦baudclkapb_pclkÁdefaultÏKU Ùdisabledserial@11030000,snps,dw-apb-uart .9pn6ÉOW¦baudclkapb_pclkÁdefaultÏKUÙokayefuse@11040000,rockchip,rk3228-efuse ÉG ¦pclk_efuseid@7cpu_leakage@17i2c@11050000,rockchip,rk3228-i2c .$¦i2cÉLÁdefaultÏ Ùdisabledi2c@11060000,rockchip,rk3228-i2c .%¦i2cÉMÁdefaultÏ Ùdisabledi2c@11070000,rockchip,rk3228-i2c .&¦i2cÉNÁdefaultÏ  Ùdisabledi2c@11080000,rockchip,rk3228-i2c .'¦i2cÉOÁdefaultÏ! Ùdisabledspi@11090000,rockchip,rk3228-spi  .1ÉAR¦spiclkapb_pclkÁdefaultÏ"#$%& Ùdisabledwatchdog@110a0000 ,rockchip,rk3228-wdtsnps,dw-wdt  .(Éb Ùdisabledpwm@110b0000,rockchip,rk3288-pwm bÉ^ÁdefaultÏ' Ùdisabledpwm@110b0010,rockchip,rk3288-pwm bÉ^ÁdefaultÏ(ÙokayéXpwm@110b0020,rockchip,rk3288-pwm bÉ^ÁdefaultÏ)ÙokayéYpwm@110b0030,rockchip,rk3288-pwm 0bÉ^ÁdefaultÏ* Ùdisabledtimer@110c0000,,rockchip,rk3228-timerrockchip,rk3288-timer  .+ Éa+ ¦pclktimerclock-controller@110e0000,rockchip,rk3228-cruÉ+¦xin24mm,“zH‡ÒÞkÃÌb$—#g¸€0£,ÍeðÑ€ðÑ€xhÀðÑ€ðÑ€xhÀédma-controller@110f0000,arm,pl330arm,primecell@.¬·É ¦apb_pclké thermal-zonescpu-thermalÎdäˆò-tripscpu_alert0pЈpassiveé.cpu_alert1$øЈpassiveé/cpu_crit_Ð ˆcriticalcooling-mapsmap0.0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1/0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@11150000,rockchip,rk3228-tsadc .:ÉHX¦tsadcapb_pclk‡H—€‘W -tsadc-apbÁinitdefaultsleepÏ091C0McsÙokayzé-hdmi-phy@12030000,rockchip,rk3228-hdmi-phyÉm+¿¦sysclkrefoclkrefpclk“ €hdmiphy_phy5Ùokayé8gpu@20000000",rockchip,rk3228-maliarm,mali-400 H.%gpgpmmupp0ppmmu0pp1ppmmu1ÉÕÕ ¦buscore‘2‘~ÙokayŸ3video-codec@20020000(,rockchip,rk3228-vpurockchip,rk3399-vpu .   %vepuvdpuÉÊÐ ¦aclkhclk«4‘2iommu@20020800,rockchip,iommu  . ÉÊÐ ¦aclkiface‘2²é4video-codec@20030000*,rockchip,rk3228-vdecrockchip,rk3399-vdec € . ÉËÑ…†¦axiahbcabaccore‡…†—á£á£«5‘2iommu@20030480,rockchip,iommu €@ À@ .ÉËÑ ¦aclkiface‘2²é5vop@20050000,rockchip,rk3228-vop ü . ÉӾĦaclk_vopdclk_vophclk_vop‘def -axiahbdclk«6‘2Ùokayporté endpoint@0¿7é<�iommu@20053f00,rockchip,iommu ? . ÉÓÄ ¦aclkiface‘2²Ùokayé6rga@20060000(,rockchip,rk3228-rgarockchip,rk3288-rga  .!ÉÍÓ‡¦aclkhclksclk‘2‘kmn -coreaxiahbiommu@20070800,rockchip,iommu  .ÉÌÔ ¦aclkiface‘2²Ùokayhdmi@200a0000,rockchip,rk3228-dw-hdmi U .#‡Ï8Él{‰¦iahbisfrcecÁdefault Ï9:;‘`-hdmiæ8ëhdmim,Ùokayportsport@0endpoint¿<�é7port@1mmc@300000000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshc0@ .  ÉÈDrv¦biuciuciu-driveciu-sampleõÁdefault Ï=>?Ùokaymmc@300100000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshc0@ .  ÉÉEsw¦biuciuciu-driveciu-sampleõÁdefault Ï@ABÙokay'8ECP^mmc@300200000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshc0@ .p<4`k<4` ÉËGuy¦biuciuciu-driveciu-sampleyžõÁdefault ÏDEF‘S-resetÙokayPusb@300400002,rockchip,rk3228-usbrockchip,rk3066-usbsnps,dwc20 .ÉÚ¦otg—otgŸ±À€€@ æG ëusb2-phyÙokayusb@30080000 ,generic-ehci0 . É×HæIëusbÙokayusb@300a0000 ,generic-ohci0  . É×HæIëusbÙokayusb@300c0000 ,generic-ehci0  . ÉØJæKëusbÙokayusb@300e0000 ,generic-ohci0 . ÉØJæKëusbÙokayusb@30100000 ,generic-ehci0 .B ÉÙJæLëusbÙokayusb@30120000 ,generic-ohci0 .C ÉÙJæLëusbÙokayethernet@30200000,rockchip,rk3228-gmac0  .%macirq8É~‚€ÔoM¦stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac‘8 -stmmacethm,Ùokay‡|—úð€ÏoutputÜMçrmii@Nmdio,snps,dwmac-mdioethernet-phy@04,ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22Éƒð‘?éMqos@31030080,rockchip,rk3228-qossyscon1€ éqos@31030100,rockchip,rk3228-qossyscon1 éqos@31030180,rockchip,rk3228-qossyscon1€ éqos@31030200,rockchip,rk3228-qossyscon1 éqos@31040000,rockchip,rk3228-qossyscon1 éqos@31050000,rockchip,rk3228-qossyscon1 éqos@31060000,rockchip,rk3228-qossyscon1 éqos@31070000,rockchip,rk3228-qossyscon1 éqos@31070080,rockchip,rk3228-qossyscon1€ éinterrupt-controller@32010000 ,arm,gic-400 22 2@ 2`  . épinctrl,rockchip,rk3228-pinctrlm,(gpio@11110000,rockchip,gpio-bank .3É@/?gpio@11120000,rockchip,gpio-bank .4ÉA/?gpio@11130000,rockchip,gpio-bank .5ÉB/?éTgpio@11140000,rockchip,gpio-bank .6ÉC/?éSpcfg-pull-upKéRpcfg-pull-downXéQpcfg-pull-nonegéPpcfg-pull-none-drv-12mat éOsdmmcsdmmc-clkƒOé=sdmmc-cmdƒOé>sdmmc-bus4@ƒOOOOé?sdiosdio-clkƒOé@sdio-cmdƒOéAsdio-bus4@ƒOOOOéBemmcemmc-clkƒPéDemmc-cmdƒPéEemmc-bus8€ƒPPPPPPPPéFgmacrgmii-pinsðƒP PPOOOO O OPPPP PPrmii-pins ƒP PPOO OPPPPphy-pins ƒPPhdmihdmi-hpdƒQé:hdmii2c-xfer ƒPPé9hdmi-cecƒPé;i2c0i2c0-xfer ƒPPéi2c1i2c1-xfer ƒPPéi2c2i2c2-xfer ƒPPé i2c3i2c3-xfer ƒPPé!spi0spi0-clkƒ Ré"spi0-cs0ƒRé%spi0-txƒ Ré#spi0-rxƒ Ré$spi0-cs1ƒ Ré&spi1spi1-clkƒRspi1-cs0ƒRspi1-rxƒRspi1-txƒRspi1-cs1ƒRi2s1i2s1-busƒP P P P PPPPPé pwm0pwm0-pinƒPé'pwm1pwm1-pinƒPé(pwm2pwm2-pinƒ Pé)pwm3pwm3-pinƒ Pé*spdifspdif-txƒPé tsadcotp-pinƒPé0otp-outƒPé1uart0uart0-xfer ƒPPéuart0-ctsƒPéuart0-rtsƒPéuart1uart1-xfer ƒ P Péuart1-ctsƒPuart1-rtsƒ Puart2uart2-xfer ƒRPuart21-xfer ƒ R Péuart2-ctsƒPuart2-rtsƒPusbhost-vbus-drvƒPéUmemory@60000000memory`@dc-12v-regulator,regulator-fixed‘dc_12v ´Æ·Þ·éWext_gmac ,fixed-clockpsY@ €ext_gmac“power-led ,gpio-ledsled-0 öSüonsdio-pwrseq,mmc-pwrseq-simple TTéCvcc-host-regulator,regulator-fixed )SÁdefaultÏU ‘vcc_host ´.Vévcc-phy-regulator,regulator-fixed‘vcc_phyÆw@Þw@ ´.éNvcc-sys-regulator,regulator-fixed‘vcc_sys ´ÆLK@ÞLK@.WéVvccio-1v8-regulator,regulator-fixed ‘vccio_1v8Æw@Þw@ .Vévccio-3v3-regulator,regulator-fixed ‘vccio_3v3Æ2Z Þ2Z  .Vé vdd-arm-regulator,pwm-regulator9Xa¨>V‘vdd_armÆ~ðÞ\À ´évdd-log-regulator,pwm-regulator9Ya¨>V‘vdd_logÆB@ÞÖ  ´é3 #address-cells#size-cellsinterrupt-parentcompatiblemodelgpio0gpio1gpio2gpio3serial0serial1serial2spi0mmc0mmc1mmc2device_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksenable-methodcpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsportsclock-namesdmasdma-namespinctrl-namespinctrl-0statusvccio1-supplyvccio2-supplyvccio4-supply#power-domain-cellspm_qosinterrupt-names#phy-cellsphy-supplyreg-shiftreg-io-width#pwm-cellsrockchip,grf#reset-cellsassigned-clocksassigned-clock-rates#dma-cellsarm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-modepower-domainsmali-supplyiommus#iommu-cellsremote-endpointassigned-clock-parentsphysphy-namesfifo-depthcap-mmc-highspeeddisable-wpbus-widthcap-sd-highspeedcap-sdio-irqmmc-pwrseqnon-removablevqmmc-supplymax-frequencyrockchip,default-sample-phasedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeclock_in_outphy-handlephy-modephy-is-integratedinterrupt-controller#interrupt-cellsrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltgpiosdefault-statereset-gpiosenable-active-highgpiovin-supplypwmspwm-supply