Ð
þíq8jp(—j8#geniatech,xpi-3128rockchip,rk3128+7Geniatech XPI-3128aliases=/pinctrl/gpio@2007c000C/pinctrl/gpio@20080000I/pinctrl/gpio@20084000O/pinctrl/gpio@20088000U/i2c@20072000Z/i2c@20056000_/i2c@2005a000d/i2c@2005e000i/serial@20060000q/serial@20064000y/serial@20068000/ethernet@2008c000‹/mmc@1021c000/mmc@10214000arm-pmuarm,cortex-a7-pmu0•LMNO cpus+³rockchip,rk3036-smpcpu@f00Ácpuarm,cortex-a7ÍÑœ@ßæícpu@f01Ácpuarm,cortex-a7Íæícpu@f02Ácpuarm,cortex-a7Íæícpu@f03Ácpuarm,cortex-a7Íæíopp-table-0operating-points-v2#opp-216000000.ßæ5~ð~ð7Èopp-408000000.Q–5~ð~ð7Èopp-600000000.#ÃF5~ð~ð7Èopp-696000000.)|5à˜à˜7Èopp-816000000.0£,5g8g87ÈCopp-1008000000.<Ü5O€O€7Èopp-1200000000.G†Œ57È7È7Èdisplay-subsystemrockchip,display-subsystemO Uokayopp-table-1operating-points-v2
opp-200000000.ëÂ5à˜à˜Ðopp-300000000.á£5Ðopp-400000000.ׄ5Œ0Œ0Ðopp-480000000.œ85ÐÐÐtimerarm,armv7-timer0•
\€n6oscillatorfixed-clock€n6xin24m£0sram@10080000
mmio-sramÍ +° smp-sram@0rockchip,rk3066-smp-sramÍgpu@10090000"rockchip,rk3128-maliarm,mali-400Í H•·gpgpmmupp0ppmmu0pp1ppmmu1ßÕÕ Çbuscoreí
æxÓUokayásyscon@100a0000&rockchip,rk3128-pmusysconsimple-mfdÍ
power-controller!rockchip,rk3128-power-controllerí+power-domain@1͘ßÆÖ¿ÑÇÔÌÏEr”ÍÓÀÁÒÕ¾z
ípower-domain@2Í(ßÅÎÄ͆ípower-domain@3ÍßÕívop@1010e000rockchip,rk3126-vopÍà• ß̾ÏÇaclk_vopdclk_vophclk_vopædef
axiahbdclkÓUokayport+ endpoint@0Í5endpoint@1Ídsi@10110000*rockchip,rk3128-mipi-dsisnps,dw-mipi-dsiÍ@•!ßEÇpclk$)dphyÓæ‰apb3 Udisabledports+port@0Íendpointport@1Íqos@1012d000rockchip,rk3128-qossysconÍÐ qos@1012e000rockchip,rk3128-qossysconÍà qos@1012f000rockchip,rk3128-qossysconÍð qos@1012f080rockchip,rk3128-qossysconÍð€
qos@1012f100rockchip,rk3128-qossysconÍñ qos@1012f180rockchip,rk3128-qossysconÍñ€ qos@1012f200rockchip,rk3128-qossysconÍò interrupt-controller@10139000arm,cortex-a7-gic Í À à • @Uusb@101800002rockchip,rk3128-usbrockchip,rk3066-usbsnps,dwc2Í•
ßÚÇotgfotgn€€€@ $ )usb2-phyUokayž¬usb@101c0000
generic-ehciÍ•ßÙ$)usbUokayusb@101e0000
generic-ohciÍ• ßÙ$)usb Udisabledi2s@10200000(rockchip,rk3128-i2srockchip,rk3066-i2sÍ •DßP»Çi2s_clki2s_hclkº¿txrxÉ Udisabledspdif@10204000,rockchip,rk3128-spdifrockchip,rk3066-spdifÍ @•7ßS¸
Çmclkhclkº
¿txÚdefaultèÉ Udisabledspi@1020c000
rockchip,sfcÍ À€•2ß™ßÇclk_sfchclk_sfc Udisabledmmc@102140000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!@@• ßÈDrvÇbiuciuciu-driveciu-sampleº
¿rx-txòýðÑ€æQresetUokayÚdefaultè !"#!,=Dmmc@102180000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!€@• ßÉEswÇbiuciuciu-driveciu-sampleº¿rx-txòýðÑ€æRreset Udisabledmmc@1021c0000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!À@• ßËGuyÇbiuciuciu-driveciu-sampleº¿rx-txòýðÑ€æSresetUokayÚdefaultè$%&L^kDi2s@10220000(rockchip,rk3128-i2srockchip,rk3066-i2sÍ"•ßQ¼Çi2s_clki2s_hclkº¿txrxqÚdefaultè'É Udisablednand-controller@10500000(rockchip,rk3128-nfcrockchip,rk2928-nfcÍP@•ßÅCÇahbnfcÚdefault è()*+,-./ Udisabledclock-controller@20000000rockchip,rk3128-cruÍ ß0Çxin24m3£Œ™©#g¸€syscon@20008000&rockchip,rk3128-grfsysconsimple-mfdÍ €+usb2phy@17crockchip,rk3128-usb2phyÍ|ߎÇphyclkusb480m_phy™š¾1£Uokay1host-port•5
·linestateÕUokayotg-port$•#34·otg-bvalidotg-idlinestateÕUokayhdmi@20034000rockchip,rk3128-inno-hdmiÍ @@•-ßG¾ ÇpclkrefÚdefaultè234ÓÉUokayports+port@0Íendpoint5port@1Íendpoint6Qphy@20038000rockchip,rk3128-dsi-dphyÍ €@ß”r ÇrefpclkÕÓæ$apb Udisabledtimer@20044000,rockchip,rk3128-timerrockchip,rk3288-timerÍ @ •ßaUÇpclktimertimer@20044020,rockchip,rk3128-timerrockchip,rk3288-timerÍ @ •ßaVÇpclktimertimer@20044040,rockchip,rk3128-timerrockchip,rk3288-timerÍ @@ •;ßaWÇpclktimertimer@20044060,rockchip,rk3128-timerrockchip,rk3288-timerÍ @` •<�ßaXÇpclktimertimer@20044080,rockchip,rk3128-timerrockchip,rk3288-timerÍ @€ •=ßaYÇpclktimertimer@200440a0,rockchip,rk3128-timerrockchip,rk3288-timerÍ @ •>ßaZÇpclktimerwatchdog@2004c000 rockchip,rk3128-wdtsnps,dw-wdtÍ À•"ß? Udisabledpwm@20050000(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ ß^Údefaultè7à Udisabledpwm@20050010(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ ß^Údefaultè8àUokay]pwm@20050020(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ ß^Údefaultè9àUokay^pwm@20050030(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ 0ß^Údefaultè:à Udisabledi2c@20056000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ `•Çi2cßMÚdefaultè;+ Udisabledi2c@2005a000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ •Çi2cßNÚdefaultè<�+ Udisabledi2c@2005e000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ à•Çi2cßOÚdefaultè=+ Udisabledserial@20060000&rockchip,rk3128-uartsnps,dw-apb-uartÍ •€n6ßMUÇbaudclkapb_pclkº¿txrxÚdefaultè>?@ëø Udisabledserial@20064000&rockchip,rk3128-uartsnps,dw-apb-uartÍ @•€n6ßNVÇbaudclkapb_pclkº¿txrxÚdefaultèAëøUokayserial@20068000&rockchip,rk3128-uartsnps,dw-apb-uartÍ €•€n6ßOWÇbaudclkapb_pclkº¿txrxÚdefaultèBëø Udisabledsaradc@2006c000rockchip,saradcÍ À•ß[>Çsaradcapb_pclkæWsaradc-apbUokayPi2c@20072000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ •Çi2cßLÚdefaultèC+ Udisabledspi@20074000(rockchip,rk3128-spirockchip,rk3066-spiÍ @•ßARÇspiclkapb_pclkº ¿txrxÚdefaultèDEFGH+ Udisableddma-controller@20078000arm,pl330arm,primecellÍ €@• ;ß Çapb_pclkRethernet@2008c000rockchip,rk3128-gmacÍ À@•89·macirqeth_wake_irq8ß~‚€ÔoMÇstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macæ8
stmmaceth3]kUokayyoutput†I‘rmiišJ™|©úð€ÚdefaultèKmdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-ieee802.3-c22Í¥d¯
¿ÑLÚdefaultèMJpinctrlrockchip,rk3128-pinctrl3+°gpio@2007c000rockchip,gpio-bankÍ À•$ß@Ýí@UùHEADER_5HEADER_3HEADER_22HEADER_23HEADER_19HEADER_26HEADER_21HEADER_24HEADER_18HEADER_36HEADER_13Vgpio@20080000rockchip,gpio-bankÍ •%ßAÝí@UpùHEADER_7HEADER_35HEADER_33HEADER_37HEADER_40HEADER_38HEADER_11HEADER_29HEADER_31Zgpio@20084000rockchip,gpio-bankÍ @•&ßBÝí@U:ùHEADER_27HEADER_8HEADER_10Lgpio@20088000rockchip,gpio-bankÍ €•'ßCÝí@U;ùHEADER_32HEADER_12HEADER_15Rpcfg-pull-default Opcfg-pull-noneNemmcemmc-clk,N$emmc-cmd,O%emmc-cmd1,Oemmc-pwr,Oemmc-bus1,Oemmc-bus4@,OOOOemmc-bus8€,OOOOOOOO&gmacrgmii-pinsð,O OOO
OOOOOOOOOOOrmii-pins ,OO
OOOOOOOOKhdmihdmii2c-xfer ,NN2hdmi-hpd,N3hdmi-cec,N4i2c0i2c0-xfer ,NNCi2c1i2c1-xfer ,NN;i2c2i2c2-xfer ,NN<�i2c3i2c3-xfer ,NN=i2si2s-bus`,N NNN
NN'i2s1-bus`,NNNNNNlcdclcdc-dclk,Nlcdc-den,Nlcdc-hsync, Nlcdc-vsync,
Nlcdc-rgb24à,N
NNNNNNNNNNNNNnfcflash-ale,N(flash-cle,N*flash-wrn,N/flash-rdn,N-flash-rdy,N.flash-cs0,N+flash-dqs,N,flash-bus8€,NNNNNNNN)pwm0pwm0-pin,N7pwm1pwm1-pin,N8pwm2pwm2-pin,N9pwm3pwm3-pin,N:sdiosdio-clk,Nsdio-cmd,Osdio-pwren,Osdio-bus4@,OOOOsdmmcsdmmc-clk,N!sdmmc-cmd,O"sdmmc-det,O#sdmmc-wp,Osdmmc-pwren,O[sdmmc-bus4@,OOOO sfcsfc-bus2 ,OOsfc-bus4@,OOOOsfc-clk,Nsfc-cs0,Osfc-cs1,Ospdifspdif-tx,Nspi0spi0-clk,OFspi0-cs0,OGspi0-tx, ODspi0-rx,
OEspi0-cs1,OHspi1-clk,Ospi1-cs0,Ospi1-tx,Ospi1-rx,Ospi1-cs1,Ospi2-clk, Ospi2-cs0,Ospi2-tx,Ospi2-rx,
Ouart0uart0-xfer ,ON>uart0-cts,N?uart0-rts,N@uart1uart1-xfer , O
OAuart1-cts,Nuart1-rts,Nuart2uart2-xfer ,ONBuart2-cts,Nuart2-rts,Ndp83848cdp83848c-rst,NMir-receiverir-int,NUledspower-led,NWspd-led,NXusb2host-drv,NTmemory@60000000ÁmemoryÍ`@chosen:/serial@20064000adc-keys adc-keysFPRbuttonsc2Z button-recovery }RecoveryƒhŽdc-5v-regulatorregulator-fixed¨DC_5V·LK@ÏLK@çûShdmi-connnectorhdmi-connectorÈaportendpointQ6host-pwr-5v-regulatorregulator-fixed
RܨHOST_PWR_5V·LK@ÏLK@#SÚdefaultèT.çir-receivergpio-ir-receiver×RÚdefaultèUleds
gpio-ledsled-power×VApowerJPonÚdefaultèWled-spd×RAlanJÚdefaultèXmcu3v3-regulatorregulator-fixed¨MCU3V3·2Z Ï2Z #çûvcc-ddr-regulatorregulator-fixed¨VCC_DDR·ã`Ïã`#Yçûvcc-io-regulatorregulator-fixed¨VCC_IO·2Z Ï2Z #Yçûvcc-lan-regulatorregulator-fixed¨VCC_LAN·2Z Ï2Z #çûIvcc-sd-regulatorregulator-fixed
Zô¨VCC_SD·2Z Ï2Z #Údefaultè[vcc-sys-regulatorregulator-fixed¨VCC_SYS·LK@ÏLK@#SçûYvcc33-hdmi-regulatorregulator-fixed¨VCC33_HDMI·2Z Ï2Z #\çûvcca-33-regulatorregulator-fixed¨VCCA_33·2Z Ï2Z #Yçû\vdd-11-regulatorregulator-fixed¨VDD_11·ÈàÏÈà#Yçûvdd11-hdmi-regulatorregulator-fixed¨VDD11_HDMI·ÈàÏÈà#çûvdd-arm-regulatorpwm-regulator¨VDD_ARM^]a¨cY·
» Ï\Àçûvdd-log-regulatorpwm-regulator¨VDD_LOG^^a¨ndcY·Ï\À‚ çû compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3serial0serial1serial2ethernet0mmc0mmc1interruptsinterrupt-affinityenable-methoddevice_typeregclock-latencyclocksresetsoperating-points-v2#cooling-cellscpu-supplyphandleopp-sharedopp-hzopp-microvoltopp-suspendportsstatusarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsrangesinterrupt-namesclock-namespower-domainsmali-supply#power-domain-cellspm_qosreset-namesremote-endpointphysphy-namesrockchip,grfinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizevusb_a-supplyvusb_d-supplydmasdma-names#sound-dai-cellspinctrl-namespinctrl-0fifo-depthmax-frequencybus-widthvmmc-supplydisable-wpcap-sd-highspeedno-mmcno-sdiocap-mmc-highspeedmmc-ddr-3_3vno-sdrockchip,playback-channels#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parents#phy-cells#pwm-cellsreg-io-widthreg-shift#io-channel-cellsvref-supplyarm,pl330-broken-no-flushparm,pl330-periph-burst#dma-cellsrx-fifo-depthtx-fifo-depthclock_in_outphy-supplyphy-modephy-handlemax-speedreset-assert-usreset-deassert-usreset-gpiosgpio-controller#gpio-cellsgpio-line-namesbias-pull-pin-defaultbias-disablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-ongpiostartup-delay-usvin-supplyenable-active-highfunctioncolordefault-statepwmspwm-supplypwm-dutycycle-rangeregulator-ramp-delay