Ð
þíE84(üDgumstix,omap3-overo-alto35gumstix,omap3-overoti,omap3430ti,omap3+!7OMAP35xx Gumstix Overo on Alto35chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000%s/ocp@68000000/spi@48098000/display@1cpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“àÁÐpmu@54000000arm,cortex-a8-pmuˆT€Øãdebugsssocti,omap-inframpu
ti,omap3-mpuãmpuiva
ti,iva2.2ãivadsp
ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhØ
+íãl3_mainl4@48000000ti,omap3-l4-coresimple-bus+íHscm@2000ti,omap3-scmsimple-busˆ +í pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ô)GÿddefaultrÐæuart2-pins |<�>@BÐåi2c1-pins|ŠŒÐèmmc1-pins0|Ðúmmc2-pins0|(*,.02Ðüw3cbw003c-pins|„lÐhsusb2-pins@|¤¦¨ª¬®ŽÐtwl4030-pins|°AÐéi2c3-pins|’”Ðïuart3-pins|npÐçdss-dpi-pinsà|¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÐlb035-pins|DÐóbacklight-pins|FÐmcspi1-pins(|˜šœž Ðòads7846-pins|Ðöled-pins |LPR–Ð scm_conf@270sysconsimple-busˆp0+íp0Ðpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°pbias_mmc_omap2430—pbias_mmc_omap2430¦w@¾-ÆÀÐùclocks+clock@68
ti,clkselˆhÖ+clock-mcbsp5-mux-fck@4ˆÖti,composite-mux-clockãmcbsp5_mux_fckŒÐ
clock-mcbsp3-mux-fck@0ˆÖti,composite-mux-clockãmcbsp3_mux_fckŒÐclock-mcbsp4-mux-fck@2ˆÖti,composite-mux-clockãmcbsp4_mux_fckŒÐmcbsp5_fckÖti,composite-clockŒ
Ðclock@4
ti,clkselˆÖ+clock-mcbsp1-mux-fck@2ˆÖti,composite-mux-clockãmcbsp1_mux_fckŒÐclock-mcbsp2-mux-fck@6ˆÖti,composite-mux-clockãmcbsp2_mux_fckŒÐmcbsp1_fckÖti,composite-clockŒÐÿmcbsp2_fckÖti,composite-clockŒ
Ðmcbsp3_fckÖti,composite-clockŒÐmcbsp4_fckÖti,composite-clockŒÐclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ
\+ô)Gÿtwl4030-vpins-pins |Ðêbutton-pins|Ð!target-module@480a6000ti,sysc-omap2ti,syscˆH
`DH
`HH
`Lörevsyscsyss
Œ“ick+íH
` aes1@0
ti,omap3-aesˆPØ(
-txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆHPDHPHHPLörevsyscsyss
Œ“ick+íHP aes2@0
ti,omap3-aesˆPØ(AB-txrxprm@48306000
ti,omap3-prmˆH0`@Øclocks+virt_16_8m_ckÖfixed-clock7YÐosc_sys_ck@d40Ö
ti,mux-clockŒˆ
@Ðsys_ck@1270Öti,divider-clockŒGTˆp_Ð!sys_clkout1@d70Öti,gate-clockŒˆ
pGdpll3_x2_ckÖfixed-factor-clockŒvdpll3_m2x2_ckÖfixed-factor-clockŒvÐ dpll4_x2_ckÖfixed-factor-clockŒvcorex2_fckÖfixed-factor-clockŒ vÐ"wkup_l4_ickÖfixed-factor-clockŒ!vÐacorex2_d3_fckÖfixed-factor-clockŒ"vЉcorex2_d5_fckÖfixed-factor-clockŒ"vЊclockdomainscm@48004000ti,omap3-cmˆH@@clocks+dummy_apb_pclkÖfixed-clock7omap_32k_fckÖfixed-clock7€ÐGvirt_12m_ckÖfixed-clock7·Ðvirt_13m_ckÖfixed-clock7Æ]@Ðvirt_19200000_ckÖfixed-clock7$øÐvirt_26000000_ckÖfixed-clock7Œº€Ðvirt_38_4m_ckÖfixed-clock7IðÐdpll4_ck@d00Öti,omap3-dpll-per-clockŒ!!ˆ
D
0Ðdpll4_m2_ck@d48Öti,divider-clockŒT?ˆ
H_Ð#dpll4_m2x2_mul_ckÖfixed-factor-clockŒ#vÐ$dpll4_m2x2_ck@d00Öti,gate-clockŒ$Gˆ
‹Ð%omap_96m_alwon_fckÖfixed-factor-clockŒ%vÐ1dpll3_ck@d00Öti,omap3-dpll-core-clockŒ!!ˆ
@
0Ðclock@1140
ti,clkselˆ@Ö+clock-dpll3-m3@16ˆÖti,divider-clockãdpll3_m3_ckŒT_Ð+clock-dpll4-m6@24ˆÖti,divider-clockãdpll4_m6_ckŒT?_Ð=clock-emu-src-mux@0ˆÖ
ti,mux-clockãemu_src_mux_ckŒ!&'(Ðuclock-pclk-fck@8ˆÖti,divider-clock ãpclk_fckŒ)T_clock-pclkx2-fck@6ˆÖti,divider-clockãpclkx2_fckŒ)T_clock-atclk-fck@4ˆÖti,divider-clock
ãatclk_fckŒ)T_clock-traceclk-src-fck@2ˆÖ
ti,mux-clockãtraceclk_src_fckŒ!&'(Ð*clock-traceclk-fck@11ˆÖti,divider-clock
ãtraceclk_fckŒ*T_dpll3_m3x2_mul_ckÖfixed-factor-clockŒ+vÐ,dpll3_m3x2_ck@d00Öti,gate-clockŒ,Gˆ
‹Ð-emu_core_alwon_ckÖfixed-factor-clockŒ-vÐ&sys_altclkÖfixed-clock7Ð4mcbsp_clksÖfixed-clock7Ðcore_ckÖfixed-factor-clockŒvÐ.dpll1_fck@940Öti,divider-clockŒ.GTˆ @_Ð/dpll1_ck@904Öti,omap3-dpll-clockŒ!/ˆ $ @ 4Ðdpll1_x2_ckÖfixed-factor-clockŒvÐ0dpll1_x2m2_ck@944Öti,divider-clockŒ0Tˆ D_ÐDcm_96m_fckÖfixed-factor-clockŒ1vÐ2clock@d40
ti,clkselˆ
@Ö+clock-dpll3-m2@27ˆÖti,divider-clockãdpll3_m2_ckŒT_Ðclock-omap-96m-fck@6ˆÖ
ti,mux-clock
ãomap_96m_fckŒ2!ÐXclock-omap-54m-fck@5ˆÖ
ti,mux-clock
ãomap_54m_fckŒ34Ð@clock-omap-48m-fck@3ˆÖ
ti,mux-clock
ãomap_48m_fckŒ54Ð8clock@e40
ti,clkselˆ@Ö+clock-dpll4-m3@8ˆÖti,divider-clockãdpll4_m3_ckŒT _Ð6clock-dpll4-m4@0ˆÖti,divider-clockãdpll4_m4_ckŒT_Ð9dpll4_m3x2_mul_ckÖfixed-factor-clockŒ6vÐ7dpll4_m3x2_ck@d00Öti,gate-clockŒ7Gˆ
‹Ð3cm_96m_d2_fckÖfixed-factor-clockŒ2vÐ5omap_12m_fckÖfixed-factor-clockŒ8vÐYdpll4_m4x2_mul_ckÖti,fixed-factor-clockŒ9¡¯¼Ð:dpll4_m4x2_ck@d00Öti,gate-clockŒ:Gˆ
‹¼Ð]dpll4_m5_ck@f40Öti,divider-clockŒT?ˆ@_Ð;dpll4_m5x2_mul_ckÖti,fixed-factor-clockŒ;¡¯¼Ð<�dpll4_m5x2_ck@d00Öti,gate-clockŒ<�Gˆ
‹¼Ðydpll4_m6x2_mul_ckÖfixed-factor-clockŒ=vÐ>dpll4_m6x2_ck@d00Öti,gate-clockŒ>Gˆ
‹Ð?emu_per_alwon_ckÖfixed-factor-clockŒ?vÐ'clock@d70
ti,clkselˆ
pÖ+clock-clkout2-src-gate@7ˆÖ ti,composite-no-wait-gate-clockãclkout2_src_gate_ckŒ.ÐBclock-clkout2-src-mux@0ˆÖti,composite-mux-clockãclkout2_src_mux_ckŒ.!2@ÐCclock-sys-clkout2@3ˆÖti,divider-clockãsys_clkout2ŒAT@Ïclkout2_src_ckÖti,composite-clockŒBCÐAmpu_ckÖfixed-factor-clockŒDvÐEarm_fck@924Öti,divider-clockŒEˆ $Temu_mpu_alwon_ckÖfixed-factor-clockŒEvÐ(clock@a40
ti,clkselˆ
@Ö+clock-l3-ick@0ˆÖti,divider-clockãl3_ickŒ.T_ÐFclock-l4-ick@2ˆÖti,divider-clockãl4_ickŒFT_ÐHclock-gpt10-mux-fck@6ˆÖti,composite-mux-clockãgpt10_mux_fckŒG!ÐUclock-gpt11-mux-fck@7ˆÖti,composite-mux-clockãgpt11_mux_fckŒG!ÐWclock-ssi-ssr-div-fck-3430es2@8ˆÖti,composite-divider-clockãssi_ssr_div_fck_3430es2Œ"$åÐ~clock@c40
ti,clkselˆ@Ö+clock-rm-ick@1ˆÖti,divider-clockãrm_ickŒHT_clock-gpt1-mux-fck@0ˆÖti,composite-mux-clock
ãgpt1_mux_fckŒG!Ð`clock-usim-mux-fck@3ˆÖti,composite-mux-clock
ãusim_mux_fck(Œ!IJKLMNOPQ_Ђclock@a00
ti,clkselˆ
Ö+clock-gpt10-gate-fck@11ˆÖti,composite-gate-clockãgpt10_gate_fckŒ!ÐTclock-gpt11-gate-fck@12ˆÖti,composite-gate-clockãgpt11_gate_fckŒ!ÐVclock-mmchs2-fck@25ˆÖti,wait-gate-clockãmmchs2_fckŒÐ·clock-mmchs1-fck@24ˆÖti,wait-gate-clockãmmchs1_fckŒÐ¸clock-i2c3-fck@17ˆÖti,wait-gate-clock ãi2c3_fckŒÐ¹clock-i2c2-fck@16ˆÖti,wait-gate-clock ãi2c2_fckŒÐºclock-i2c1-fck@15ˆÖti,wait-gate-clock ãi2c1_fckŒÐ»clock-mcbsp5-gate-fck@10ˆ
Öti,composite-gate-clockãmcbsp5_gate_fckŒÐ clock-mcbsp1-gate-fck@9ˆ Öti,composite-gate-clockãmcbsp1_gate_fckŒÐclock-mcspi4-fck@21ˆÖti,wait-gate-clockãmcspi4_fckŒRмclock-mcspi3-fck@20ˆÖti,wait-gate-clockãmcspi3_fckŒRнclock-mcspi2-fck@19ˆÖti,wait-gate-clockãmcspi2_fckŒRоclock-mcspi1-fck@18ˆÖti,wait-gate-clockãmcspi1_fckŒRпclock-uart2-fck@14ˆÖti,wait-gate-clock
ãuart2_fckŒRÐÀclock-uart1-fck@13ˆ
Öti,wait-gate-clock
ãuart1_fckŒRÐÁclock-hdq-fck@22ˆÖti,wait-gate-clockãhdq_fckŒSÐÂclock-modem-fck@31ˆÖti,omap3-interface-clock
ãmodem_fckŒ!ÐÞclock-mspro-fck@23ˆÖti,wait-gate-clock
ãmspro_fckŒclock-ssi-ssr-gate-fck-3430es2@0ˆÖ ti,composite-no-wait-gate-clockãssi_ssr_gate_fck_3430es2Œ"Ð}clock-mmchs3-fck@30ˆÖti,wait-gate-clockãmmchs3_fckŒÐÚgpt10_fckÖti,composite-clockŒTUgpt11_fckÖti,composite-clockŒVWcore_96m_fckÖfixed-factor-clockŒXvÐcore_48m_fckÖfixed-factor-clockŒ8vÐRcore_12m_fckÖfixed-factor-clockŒYvÐScore_l3_ickÖfixed-factor-clockŒFvÐZclock@a10
ti,clkselˆ
Ö+clock-sdrc-ick@1ˆÖti,wait-gate-clock ãsdrc_ickŒZÐclock-mmchs2-ick@25ˆÖti,omap3-interface-clockãmmchs2_ickŒ[ÐÃclock-mmchs1-ick@24ˆÖti,omap3-interface-clockãmmchs1_ickŒ[ÐÄclock-hdq-ick@22ˆÖti,omap3-interface-clockãhdq_ickŒ[ÐÅclock-mcspi4-ick@21ˆÖti,omap3-interface-clockãmcspi4_ickŒ[ÐÆclock-mcspi3-ick@20ˆÖti,omap3-interface-clockãmcspi3_ickŒ[ÐÇclock-mcspi2-ick@19ˆÖti,omap3-interface-clockãmcspi2_ickŒ[ÐÈclock-mcspi1-ick@18ˆÖti,omap3-interface-clockãmcspi1_ickŒ[ÐÉclock-i2c3-ick@17ˆÖti,omap3-interface-clock ãi2c3_ickŒ[ÐÊclock-i2c2-ick@16ˆÖti,omap3-interface-clock ãi2c2_ickŒ[ÐËclock-i2c1-ick@15ˆÖti,omap3-interface-clock ãi2c1_ickŒ[ÐÌclock-uart2-ick@14ˆÖti,omap3-interface-clock
ãuart2_ickŒ[ÐÍclock-uart1-ick@13ˆ
Öti,omap3-interface-clock
ãuart1_ickŒ[ÐÎclock-gpt11-ick@12ˆÖti,omap3-interface-clock
ãgpt11_ickŒ[ÐÏclock-gpt10-ick@11ˆÖti,omap3-interface-clock
ãgpt10_ickŒ[ÐÐclock-mcbsp5-ick@10ˆ
Öti,omap3-interface-clockãmcbsp5_ickŒ[ÐÑclock-mcbsp1-ick@9ˆ Öti,omap3-interface-clockãmcbsp1_ickŒ[ÐÒclock-omapctrl-ick@6ˆÖti,omap3-interface-clock
ãomapctrl_ickŒ[ÐÓclock-aes2-ick@28ˆÖti,omap3-interface-clock ãaes2_ickŒ[Ðclock-sha12-ick@27ˆÖti,omap3-interface-clock
ãsha12_ickŒ[ÐÔclock-icr-ick@29ˆÖti,omap3-interface-clockãicr_ickŒ[clock-des2-ick@26ˆÖti,omap3-interface-clock ãdes2_ickŒ[clock-mspro-ick@23ˆÖti,omap3-interface-clock
ãmspro_ickŒ[clock-mailboxes-ick@7ˆÖti,omap3-interface-clockãmailboxes_ickŒ[clock-sad2d-ick@3ˆÖti,omap3-interface-clock
ãsad2d_ickŒFÐßclock-hsotgusb-ick-3430es2@4ˆÖ"ti,omap3-hsotgusb-interface-clockãhsotgusb_ick_3430es2ŒZÐŽclock-ssi-ick-3430es2@0ˆÖti,omap3-ssi-interface-clockãssi_ick_3430es2Œ\Ðclock-mmchs3-ick@30ˆÖti,omap3-interface-clockãmmchs3_ickŒ[ÐÙgpmc_fckÖfixed-factor-clockŒZvcore_l4_ickÖfixed-factor-clockŒHvÐ[clock@e00
ti,clkselˆÖ+clock-dss-tv-fckÖti,gate-clockãdss_tv_fckŒ@Gвclock-dss-96m-fckÖti,gate-clockãdss_96m_fckŒXGгclock-dss2-alwon-fckÖti,gate-clockãdss2_alwon_fckŒ!Gдclock-dss1-alwon-fck-3430es2@0ˆÖti,dss-gate-clockãdss1_alwon_fck_3430es2Œ]¼Ðµdummy_ckÖfixed-clock7clock@c00
ti,clkselˆÖ+clock-gpt1-gate-fck@0ˆÖti,composite-gate-clockãgpt1_gate_fckŒ!Ð_clock-gpio1-dbck@3ˆÖti,gate-clockãgpio1_dbckŒ^Щclock-wdt2-fck@5ˆÖti,wait-gate-clock ãwdt2_fckŒ^Ъclock-sr1-fck@6ˆÖti,wait-gate-clockãsr1_fckŒ!Ðclock-sr2-fck@7ˆÖti,wait-gate-clockãsr2_fckŒ!Ðclock-usim-gate-fck@9ˆ Öti,composite-gate-clockãusim_gate_fckŒXÐgpt1_fckÖti,composite-clockŒ_`Ðwkup_32k_fckÖfixed-factor-clockŒGvÐ^clock@c10
ti,clkselˆÖ+clock-wdt2-ick@5ˆÖti,omap3-interface-clock ãwdt2_ickŒaЫclock-wdt1-ick@4ˆÖti,omap3-interface-clock ãwdt1_ickŒaЬclock-gpio1-ick@3ˆÖti,omap3-interface-clock
ãgpio1_ickŒaÐclock-omap-32ksync-ick@2ˆÖti,omap3-interface-clockãomap_32ksync_ickŒaЮclock-gpt12-ick@1ˆÖti,omap3-interface-clock
ãgpt12_ickŒaЯclock-gpt1-ick@0ˆÖti,omap3-interface-clock ãgpt1_ickŒaаclock-usim-ick@9ˆ Öti,omap3-interface-clock ãusim_ickŒaбper_96m_fckÖfixed-factor-clockŒ1vÐper_48m_fckÖfixed-factor-clockŒ8vÐbclock@1000
ti,clkselˆÖ+clock-uart3-fck@11ˆÖti,wait-gate-clock
ãuart3_fckŒbÐclock-gpt2-gate-fck@3ˆÖti,composite-gate-clockãgpt2_gate_fckŒ!Ðdclock-gpt3-gate-fck@4ˆÖti,composite-gate-clockãgpt3_gate_fckŒ!Ðfclock-gpt4-gate-fck@5ˆÖti,composite-gate-clockãgpt4_gate_fckŒ!Ðhclock-gpt5-gate-fck@6ˆÖti,composite-gate-clockãgpt5_gate_fckŒ!Ðjclock-gpt6-gate-fck@7ˆÖti,composite-gate-clockãgpt6_gate_fckŒ!Ðlclock-gpt7-gate-fck@8ˆÖti,composite-gate-clockãgpt7_gate_fckŒ!Ðnclock-gpt8-gate-fck@9ˆ Öti,composite-gate-clockãgpt8_gate_fckŒ!Ðpclock-gpt9-gate-fck@10ˆ
Öti,composite-gate-clockãgpt9_gate_fckŒ!Ðrclock-gpio6-dbck@17ˆÖti,gate-clockãgpio6_dbckŒcÐclock-gpio5-dbck@16ˆÖti,gate-clockãgpio5_dbckŒcБclock-gpio4-dbck@15ˆÖti,gate-clockãgpio4_dbckŒcÐ’clock-gpio3-dbck@14ˆÖti,gate-clockãgpio3_dbckŒcГclock-gpio2-dbck@13ˆ
Öti,gate-clockãgpio2_dbckŒcДclock-wdt3-fck@12ˆÖti,wait-gate-clock ãwdt3_fckŒcЕclock-mcbsp2-gate-fck@0ˆÖti,composite-gate-clockãmcbsp2_gate_fckŒÐ
clock-mcbsp3-gate-fck@1ˆÖti,composite-gate-clockãmcbsp3_gate_fckŒÐclock-mcbsp4-gate-fck@2ˆÖti,composite-gate-clockãmcbsp4_gate_fckŒÐclock@1040
ti,clkselˆ@Ö+clock-gpt2-mux-fck@0ˆÖti,composite-mux-clock
ãgpt2_mux_fckŒG!Ðeclock-gpt3-mux-fck@1ˆÖti,composite-mux-clock
ãgpt3_mux_fckŒG!Ðgclock-gpt4-mux-fck@2ˆÖti,composite-mux-clock
ãgpt4_mux_fckŒG!Ðiclock-gpt5-mux-fck@3ˆÖti,composite-mux-clock
ãgpt5_mux_fckŒG!Ðkclock-gpt6-mux-fck@4ˆÖti,composite-mux-clock
ãgpt6_mux_fckŒG!Ðmclock-gpt7-mux-fck@5ˆÖti,composite-mux-clock
ãgpt7_mux_fckŒG!Ðoclock-gpt8-mux-fck@6ˆÖti,composite-mux-clock
ãgpt8_mux_fckŒG!Ðqclock-gpt9-mux-fck@7ˆÖti,composite-mux-clock
ãgpt9_mux_fckŒG!Ðsgpt2_fckÖti,composite-clockŒdeÐgpt3_fckÖti,composite-clockŒfggpt4_fckÖti,composite-clockŒhigpt5_fckÖti,composite-clockŒjkgpt6_fckÖti,composite-clockŒlmgpt7_fckÖti,composite-clockŒnogpt8_fckÖti,composite-clockŒpqgpt9_fckÖti,composite-clockŒrsper_32k_alwon_fckÖfixed-factor-clockŒGvÐcper_l4_ickÖfixed-factor-clockŒHvÐtclock@1010
ti,clkselˆÖ+clock-gpio6-ick@17ˆÖti,omap3-interface-clock
ãgpio6_ickŒtЖclock-gpio5-ick@16ˆÖti,omap3-interface-clock
ãgpio5_ickŒtЗclock-gpio4-ick@15ˆÖti,omap3-interface-clock
ãgpio4_ickŒtИclock-gpio3-ick@14ˆÖti,omap3-interface-clock
ãgpio3_ickŒtЙclock-gpio2-ick@13ˆ
Öti,omap3-interface-clock
ãgpio2_ickŒtКclock-wdt3-ick@12ˆÖti,omap3-interface-clock ãwdt3_ickŒtЛclock-uart3-ick@11ˆÖti,omap3-interface-clock
ãuart3_ickŒtÐœclock-uart4-ick@18ˆÖti,omap3-interface-clock
ãuart4_ickŒtÐclock-gpt9-ick@10ˆ
Öti,omap3-interface-clock ãgpt9_ickŒtОclock-gpt8-ick@9ˆ Öti,omap3-interface-clock ãgpt8_ickŒtПclock-gpt7-ick@8ˆÖti,omap3-interface-clock ãgpt7_ickŒtÐ clock-gpt6-ick@7ˆÖti,omap3-interface-clock ãgpt6_ickŒtСclock-gpt5-ick@6ˆÖti,omap3-interface-clock ãgpt5_ickŒtТclock-gpt4-ick@5ˆÖti,omap3-interface-clock ãgpt4_ickŒtУclock-gpt3-ick@4ˆÖti,omap3-interface-clock ãgpt3_ickŒtФclock-gpt2-ick@3ˆÖti,omap3-interface-clock ãgpt2_ickŒtÐ¥clock-mcbsp2-ick@0ˆÖti,omap3-interface-clockãmcbsp2_ickŒtЦclock-mcbsp3-ick@1ˆÖti,omap3-interface-clockãmcbsp3_ickŒtЧclock-mcbsp4-ick@2ˆÖti,omap3-interface-clockãmcbsp4_ickŒtШemu_src_ckÖti,clkdm-gate-clockŒuÐ)secure_32k_fckÖfixed-clock7€Ðvgpt12_fckÖfixed-factor-clockŒvvÐwdt1_fckÖfixed-factor-clockŒvvsecurity_l4_ick2Öfixed-factor-clockŒHvÐwclock@a14
ti,clkselˆ
Ö+clock-aes1-ick@3ˆÖti,omap3-interface-clock ãaes1_ickŒwÐclock-rng-ick@2ˆÖti,omap3-interface-clockãrng_ickŒwÐclock-sha11-ick@1ˆÖti,omap3-interface-clock
ãsha11_ickŒwclock-des1-ick@0ˆÖti,omap3-interface-clock ãdes1_ickŒwclock-pka-ick@4ˆÖti,omap3-interface-clockãpka_ickŒxclock@f00
ti,clkselˆÖ+clock-cam-mclk@0ˆÖti,gate-clock ãcam_mclkŒy¼clock-csi2-96m-fck@1ˆÖti,gate-clock
ãcsi2_96m_fckŒÐÜcam_ick@f10Ö!ti,omap3-no-wait-interface-clockŒHˆGÐÛsecurity_l3_ickÖfixed-factor-clockŒFvÐxssi_l4_ickÖfixed-factor-clockŒHvÐ\sr_l4_ickÖfixed-factor-clockŒHvdpll2_fck@40Öti,divider-clockŒ.GTˆ@_Ðzdpll2_ck@4Öti,omap3-dpll-clockŒ!zˆ$@4ñÐ{dpll2_m2_ck@44Öti,divider-clockŒ{TˆD_Ð|iva2_ck@0Öti,wait-gate-clockŒ|ˆGÐÝclock@a18
ti,clkselˆ
Ö+clock-mad2d-ick@3ˆÖti,omap3-interface-clock
ãmad2d_ickŒFÐàclock-usbtll-ick@2ˆÖti,omap3-interface-clockãusbtll_ickŒ[ÐØssi_ssr_fck_3430es2Öti,composite-clockŒ}~Ðssi_sst_fck_3430es2Öfixed-factor-clockŒvÐ
sys_d2_ckÖfixed-factor-clockŒ!vÐIomap_96m_d2_fckÖfixed-factor-clockŒXvÐJomap_96m_d4_fckÖfixed-factor-clockŒXvÐKomap_96m_d8_fckÖfixed-factor-clockŒXvÐLomap_96m_d10_fckÖfixed-factor-clockŒXv
ÐMdpll5_m2_d4_ckÖfixed-factor-clockŒ€vÐNdpll5_m2_d8_ckÖfixed-factor-clockŒ€vÐOdpll5_m2_d16_ckÖfixed-factor-clockŒ€vÐPdpll5_m2_d20_ckÖfixed-factor-clockŒ€vÐQusim_fckÖti,composite-clockŒ‚dpll5_ck@d04Öti,omap3-dpll-clockŒ!!ˆ
$
L
4ñЃdpll5_m2_ck@d50Öti,divider-clockŒƒTˆ
P_Ѐsgx_gate_fck@b00Öti,composite-gate-clockŒ.GˆÐ‹core_d3_ckÖfixed-factor-clockŒ.vЄcore_d4_ckÖfixed-factor-clockŒ.vÐ…core_d6_ckÖfixed-factor-clockŒ.vІomap_192m_alwon_fckÖfixed-factor-clockŒ%vЇcore_d2_ckÖfixed-factor-clockŒ.vЈsgx_mux_fck@b40Öti,composite-mux-clock Œ„…†2‡ˆ‰Šˆ@ÐŒsgx_fckÖti,composite-clockŒ‹ŒÐsgx_ick@b10Öti,wait-gate-clockŒFˆGÐácpefuse_fck@a08Öti,gate-clockŒ!ˆ
GÐÕts_fck@a08Öti,gate-clockŒGˆ
GÐÖusbtll_fck@a08Öti,wait-gate-clockŒ€ˆ
GÐ×dss_ick_3430es2@e10Öti,omap3-dss-interface-clockŒHˆGжusbhost_120m_fck@1400Öti,gate-clockŒ€ˆGÐâusbhost_48m_fck@1400Öti,dss-gate-clockŒ8ˆGÐãusbhost_ick@1410Öti,omap3-dss-interface-clockŒHˆGÐäclockdomainscore_l3_clkdmti,clockdomainŒŽdpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomainŒ)dpll4_clkdmti,clockdomainŒwkup_clkdmti,clockdomain$Œ©ª«¬®¯°±dss_clkdmti,clockdomainŒ²³´µ¶core_l4_clkdmti,clockdomain”Œ·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚcam_clkdmti,clockdomainŒÛÜiva2_clkdmti,clockdomainŒÝdpll2_clkdmti,clockdomainŒ{d2d_clkdmti,clockdomainŒÞßàdpll5_clkdmti,clockdomainŒƒsgx_clkdmti,clockdomainŒáusbhost_clkdmti,clockdomainŒâãätarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 örevsysc
Œ^®“fckick+íH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intcˆH Ðtarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(örevsyscsyss#,
ŒZ“ick+íH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆØ
:E R`Ðgpio@48310000ti,omap3-gpioˆH1Øãgpio1_qÐgpio@49050000ti,omap3-gpioˆIØãgpio2qÐgpio@49052000ti,omap3-gpioˆI Øãgpio3qgpio@49054000ti,omap3-gpioˆI@Ø ãgpio4qÐøgpio@49056000ti,omap3-gpioˆI`Ø!ãgpio5qÐôgpio@49058000ti,omap3-gpioˆI€Ø"ãgpio6qÐserial@4806a000ti,omap3-uartˆH H(12-txrxãuart17Ülserial@4806c000ti,omap3-uartˆHÀI(34-txrxãuart27Ülddefaultråserial@49020000ti,omap3-uartˆIJæn(56-txrxãuart37Ülddefaultrçi2c@48070000
ti,omap3-i2cˆH€Ø8+ãi2c1ddefaultrè7'¬@twl@48ˆHØti,twl4030ddefaultréêaudioti,twl4030-audiocodecrtcti,twl4030-rtcØbciti,twl4030-bciØ ¡ë¯ì»vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1¦ 'À¾ regulator-vdacti,twl4030-vdac¦w@¾w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1¦:¾0°Ðûregulator-vmmc2ti,twl4030-vmmc2¦:¾0°regulator-vusb1v5ti,twl4030-vusb1v5Ðíregulator-vusb1v8ti,twl4030-vusb1v8Ðîregulator-vusb3v1ti,twl4030-vusb3v1Ðëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2¦w@¾w@Ìregulator-vsimti,twl4030-vsim¦w@¾-ÆÀgpioti,twl4030-gpioqàtwl4030-usbti,twl4030-usbØ
ìíúîëÐ
pwmti,twl4030-pwm*pwmledti,twl4030-pwmled*Ðpwrbuttonti,twl4030-pwrbuttonØkeypadti,twl4030-keypadØ5Emadcti,twl4030-madcØXÐìi2c@48072000
ti,omap3-i2cˆH €Ø9+ãi2c2 jdisabledi2c@48060000
ti,omap3-i2cˆH€Ø=+ãi2c3ddefaultrï7† eeprom@51atmel,24c01ˆQqlis33de@1dst,lis33dest,lis3lv02dˆzð…ñ“¥·É
Û
í
ÿ
*9HWfux„x“Œ¢&±&Àîmailbox@48094000ti,omap3-mailboxãmailboxˆH @ØÏÛímbox-dspÿ
spi@48098000ti,omap2-mcspiˆH €ØA+ãmcspi1@(#$%&'()* -tx0rx0tx1rx1tx2rx2tx3rx3ddefaultròdisplay@1lgphilips,lb035q02#lcd35ˆ)¡ ;DddefaultróMôportendpointZõÐads7846@0ddefaultröti,ads7846j÷ˆ)ã`øØuø‚‹ÿ”ÿ¦´¶ÿÆspi@4809a000ti,omap2-mcspiˆH ØB+ãmcspi2 (+,-.-tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH€Ø[+ãmcspi3 (-tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiˆH Ø0+ãmcspi4(FG-tx0rx01w@480b2000ti,omap3-1wˆH Ø:ãhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀØSãmmc1Ô(=>-txrxáùddefaultrúîûúmmc@480b4000ti,omap3-hsmmcˆH@ØVãmmc2(/0-txrxddefaultrüîýþúmmc@480ad000ti,omap3-hsmmcˆH
ÐØ^ãmmc3(MN-txrx jdisabledmmu@480bd400,ti,omap2-iommuˆHÔ€Øãmmu_isp9Ðmmu@5d000000,ti,omap2-iommuˆ]€Øãmmu_iva jdisabledwdt@48314000
ti,omap3-wdtˆH1@€
ãwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿömpuØ;<�
IcommontxrxY€ãmcbsp1( -txrxŒÿ“fck jdisabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH
<�H
@H
Dörevsyscsyss
Œ“ick+íH
rng@0
ti,omap2-rngˆ Ø4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ
ömpusidetoneØ>?IcommontxrxsidetoneYãmcbsp2mcbsp2_sidetone(!"-txrxŒ¦“fckickjokayÐmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ
ömpusidetoneØYZIcommontxrxsidetoneY€ãmcbsp3mcbsp3_sidetone(-txrxŒ§“fckick jdisabledmcbsp@49026000ti,omap3-mcbspˆI`ÿömpuØ67
IcommontxrxY€ãmcbsp4(-txrxŒ“fckh jdisabledmcbsp@48096000ti,omap3-mcbspˆH `ÿömpuØQR
IcommontxrxY€ãmcbsp5(-txrxŒ“fck jdisabledsham@480c3000ti,omap3-shamãshamˆH0dØ1(E-rxtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€örevsyscsyss'
Œ°“fckick+íH1€ytimer@0ti,omap3430-timerˆ€Œ“fckØ%˜§·Gtarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I örevsyscsyss'
Œ¥“fckick+íI timer@0ti,omap3430-timerˆØ&timer@49034000ti,omap3430-timerˆI@Ø'ãtimer3timer@49036000ti,omap3430-timerˆI`Ø(ãtimer4timer@49038000ti,omap3430-timerˆI€Ø)ãtimer5Îtimer@4903a000ti,omap3430-timerˆI Ø*ãtimer6Îtimer@4903c000ti,omap3430-timerˆIÀØ+ãtimer7Îtimer@4903e000ti,omap3430-timerˆIàØ,ãtimer8ÛÎtimer@49040000ti,omap3430-timerˆIØ-ãtimer9Ûtimer@48086000ti,omap3430-timerˆH`Ø.ãtimer10Ûtimer@48088000ti,omap3430-timerˆH€Ø/ãtimer11Ûtarget-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@örevsyscsyss'
Œ¯“fckick+íH0@timer@0ti,omap3430-timerˆØ_˜èusbhstll@48062000
ti,usbhs-tllˆH ØNãusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ãusb_host_hs+í øehci-phy jdisabledohci@48064400ti,ohci-omap3ˆHDØLehci@48064800
ti,ehci-omapˆHHØMgpmc@6e000000ti,omap3430-gpmcãgpmcˆnÐØ(-rxtx ,+q0í0+,Ð nand@0,0ti,omap2-nand>micron,mt29c4g96mazˆ ØM\nbch8~,¯,ÁÐ"ã,ö( 6 @ #R 4R E( W+partition@0#SPLˆpartition@80000#U-Bootˆpartition@1c0000#Environmentˆ$partition@280000#Kernelˆ(€partition@780000#Filesystemˆ¨target-module@480ab000ti,sysc-omap2ti,syscˆH
´H
´H
´örevsyscsyss,
“fck+íH
°ŒŽusb@0ti,omap3-musbˆØ\]Imcdma o z ‚ ‹ š
¢usb2-phy ¬2dss@48050000
ti,omap3-dssˆHjokay ãdss_coreŒµ“fck+íddefaultrdispc@48050400ti,omap3-dispcˆHØ
ãdss_dispcŒµ“fckencoder@4804fc00
ti,omap3-dsiˆHüHþ@Hÿ öprotophypllØ jdisabled ãdss_dsi1Œµ´“fcksys_clk+encoder@48050800ti,omap3-rfbiˆH jdisabled ãdss_rfbiŒµ¶“fckickencoder@48050c00ti,omap3-vencˆH jdisabled ãdss_vencŒ²“fckportendpointZ ²Ðõssi-controller@48058000
ti,omap3-ssiãssijokayˆH€HösysgddØGIgdd_mpu+íŒ
“ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨ötxrxØCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸ötxrxØEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ô)Gÿddefaultrhsusb2-2-pins0| "Ðw3cbw003c-2-pins|Ðisp@480bc000
ti,omap3-ispˆHÀüHØ|Ø ½l ÄÖports+bandgap@48002524ˆH%$ti,omap34xx-bandgap ÐÐtarget-module@480cb000ti,sysc-omap3430-srti,syscãsmartreflex_coreˆH°$ösyscŒ“fck+íH°smartreflex@0ti,omap3-smartreflex-coreˆØtarget-module@480c9000ti,sysc-omap3430-srti,syscãsmartreflex_mpu_ivaˆH$ösyscŒ“fck+íHsmartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆØtarget-module@50000000ti,sysc-omap2ti,syscˆPörevŒá“fckick+íPgpu@0#ti,omap3430-gpuimg,powervr-sgx530ˆØopp-tableoperating-points-v2-ti-cpuÐopp-125000000 æsY@ íà˜à˜à˜ ûÿÿÿÿopp-250000000 ææ²€ íg8g8g8 ûÿÿÿÿ
opp-500000000 æÍe íO€O€O€ ûÿÿÿÿopp-550000000 æ ÈU€ ítxtxtx ûÿÿÿÿopp-600000000 æ#ÃF í™p™p™p ûÿÿÿÿopp-720000000 æ*êT í™p™p™p ûÿÿÿÿ
thermal-zonescpu-thermal
#ú
9è
GN
Ttripscpu_alert
d8€
pЃpassiveÐcpu_crit
d_
pÐ ƒcriticalcooling-mapsmap0
{
€ÿÿÿÿÿÿÿÿmemory@0|memoryˆled-controller pwm-ledsled-1#overo:blue:COM
w5”
”
£mmc0soundti,omap-twl4030
¹overo
Âhsusb2_power_regregulator-fixed—hsusb2_vbus¦LK@¾LK@}
Ëp
ÜÐhsusb2-phy-pinsusb-nop-xceiv
ïjÐregulator-w3cbw003c-npoweronregulator-fixed—regulator-w3cbw003c-npoweron¦2Z ¾2Z }
ÜÐýregulator-w3cbw003c-wifi-nresetddefaultrregulator-fixed —regulator-w3cbw003c-wifi-nreset¦2Z ¾2Z }
Ë'Ðþlis33-3v3-regregulator-fixed—lis33-3v3-reg¦2Z ¾2Z Ðñlis33-1v8-regregulator-fixed—lis33-1v8-reg¦w@¾w@Ððads7846-regregulator-fixed—ads7846-reg¦2Z ¾2Z Ð÷backlightgpio-backlightddefaultrTô
ûleds
gpio-ledsddefaultr led-gpio148#overo:red:gpio148Tôled-gpio150#overo:yellow:gpio150Tôled-gpio151#overo:blue:gpio151Tôled-gpio170#overo:green:gpio170T
gpio_keys
gpio-keys+ddefaultr!button0#button0T
Æ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-cslabelspi-max-frequencyspi-cpolspi-cphaenable-gpiosremote-endpointvcc-supplypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourceti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicepwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosdefault-onlinux,code