Ð
þíž8T(J"ti,omap3-evmti,omap3430ti,omap3+7TI OMAP35XX EVM (TMDSEVM3530)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“àÁÐÜpmu@54000000arm,cortex-a8-pmuˆT€äïdebugsssocti,omap-inframpu
ti,omap3-mpuïmpuiva
ti,iva2.2ïivadsp
ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhä
+ùïl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ùHscm@2000ti,omap3-scmsimple-busˆ +ù pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ 5Sÿpdefault~Üçtwl4030-pinsˆ°AÜédss-dpi2-pins°ˆ¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÜmmc1-pinsPˆ "$&Üômmc2-pinsPˆ(*,.02468:Üöuart3-pinsˆnApÜèehci-port-select-pinsˆ˜Ühsusb2-pins0ˆ¤¦¨ª¬®Üwl12xx-gpio-pinsˆPNÜsmsc911x-pinsˆ¢Üscm_conf@270sysconsimple-busˆp0+ùp0Üpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°œpbias_mmc_omap2430£pbias_mmc_omap2430²w@Ê-ÆÀÜñclocks+clock@68
ti,clkselˆhâ+clock-mcbsp5-mux-fck@4ˆâti,composite-mux-clockïmcbsp5_mux_fckŒ Üclock-mcbsp3-mux-fck@0ˆâti,composite-mux-clockïmcbsp3_mux_fckŒ
Üclock-mcbsp4-mux-fck@2ˆâti,composite-mux-clockïmcbsp4_mux_fckŒ
Ümcbsp5_fckâti,composite-clockŒÜýclock@4
ti,clkselˆâ+clock-mcbsp1-mux-fck@2ˆâti,composite-mux-clockïmcbsp1_mux_fckŒ Üclock-mcbsp2-mux-fck@6ˆâti,composite-mux-clockïmcbsp2_mux_fckŒ
Ümcbsp1_fckâti,composite-clockŒ
Üømcbsp2_fckâti,composite-clockŒÜúmcbsp3_fckâti,composite-clockŒÜûmcbsp4_fckâti,composite-clockŒÜüclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ
\+ 5Sÿtwl4030-vpins-pins ˆÜêdss-dpi1-pins0ˆ
Ü target-module@480a6000ti,sysc-omap2ti,syscˆH
`DH
`HH
`Lrevsyscsyss'Œ“ick+ùH
` aes1@0
ti,omap3-aesˆPä4
9txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆHPDHPHHPLrevsyscsyss'Œ“ick+ùHP aes2@0
ti,omap3-aesˆPä4AB9txrxprm@48306000
ti,omap3-prmˆH0`@äclocks+virt_16_8m_ckâfixed-clockCYÜosc_sys_ck@d40â
ti,mux-clockŒˆ
@Üsys_ck@1270âti,divider-clockŒS`ˆpkÜ#sys_clkout1@d70âti,gate-clockŒˆ
pSdpll3_x2_ckâfixed-factor-clockŒ‚dpll3_m2x2_ckâfixed-factor-clockŒ ‚Ü"dpll4_x2_ckâfixed-factor-clockŒ!‚corex2_fckâfixed-factor-clockŒ"‚Ü$wkup_l4_ickâfixed-factor-clockŒ#‚Üccorex2_d3_fckâfixed-factor-clockŒ$‚Ü‹corex2_d5_fckâfixed-factor-clockŒ$‚ÜŒclockdomainscm@48004000ti,omap3-cmˆH@@clocks+dummy_apb_pclkâfixed-clockComap_32k_fckâfixed-clockC€ÜIvirt_12m_ckâfixed-clockC·Üvirt_13m_ckâfixed-clockCÆ]@Üvirt_19200000_ckâfixed-clockC$øÜvirt_26000000_ckâfixed-clockCŒº€Üvirt_38_4m_ckâfixed-clockCIðÜdpll4_ck@d00âti,omap3-dpll-per-clockŒ##ˆ
D
0Ü!dpll4_m2_ck@d48âti,divider-clockŒ!`?ˆ
HkÜ%dpll4_m2x2_mul_ckâfixed-factor-clockŒ%‚Ü&dpll4_m2x2_ck@d00âti,gate-clockŒ&Sˆ
—Ü'omap_96m_alwon_fckâfixed-factor-clockŒ'‚Ü3dpll3_ck@d00âti,omap3-dpll-core-clockŒ##ˆ
@
0Üclock@1140
ti,clkselˆ@â+clock-dpll3-m3@16ˆâti,divider-clockïdpll3_m3_ckŒ`kÜ-clock-dpll4-m6@24ˆâti,divider-clockïdpll4_m6_ckŒ!`?kÜ?clock-emu-src-mux@0ˆâ
ti,mux-clockïemu_src_mux_ckŒ#()*Üwclock-pclk-fck@8ˆâti,divider-clock ïpclk_fckŒ+`kclock-pclkx2-fck@6ˆâti,divider-clockïpclkx2_fckŒ+`kclock-atclk-fck@4ˆâti,divider-clock
ïatclk_fckŒ+`kclock-traceclk-src-fck@2ˆâ
ti,mux-clockïtraceclk_src_fckŒ#()*Ü,clock-traceclk-fck@11ˆâti,divider-clock
ïtraceclk_fckŒ,`kdpll3_m3x2_mul_ckâfixed-factor-clockŒ-‚Ü.dpll3_m3x2_ck@d00âti,gate-clockŒ.Sˆ
—Ü/emu_core_alwon_ckâfixed-factor-clockŒ/‚Ü(sys_altclkâfixed-clockCÜ6mcbsp_clksâfixed-clockCÜ core_ckâfixed-factor-clockŒ ‚Ü0dpll1_fck@940âti,divider-clockŒ0S`ˆ @kÜ1dpll1_ck@904âti,omap3-dpll-clockŒ#1ˆ $ @ 4Üdpll1_x2_ckâfixed-factor-clockŒ‚Ü2dpll1_x2m2_ck@944âti,divider-clockŒ2`ˆ DkÜFcm_96m_fckâfixed-factor-clockŒ3‚Ü4clock@d40
ti,clkselˆ
@â+clock-dpll3-m2@27ˆâti,divider-clockïdpll3_m2_ckŒ`kÜ clock-omap-96m-fck@6ˆâ
ti,mux-clock
ïomap_96m_fckŒ4#ÜZclock-omap-54m-fck@5ˆâ
ti,mux-clock
ïomap_54m_fckŒ56ÜBclock-omap-48m-fck@3ˆâ
ti,mux-clock
ïomap_48m_fckŒ76Ü:clock@e40
ti,clkselˆ@â+clock-dpll4-m3@8ˆâti,divider-clockïdpll4_m3_ckŒ!` kÜ8clock-dpll4-m4@0ˆâti,divider-clockïdpll4_m4_ckŒ!`kÜ;dpll4_m3x2_mul_ckâfixed-factor-clockŒ8‚Ü9dpll4_m3x2_ck@d00âti,gate-clockŒ9Sˆ
—Ü5cm_96m_d2_fckâfixed-factor-clockŒ4‚Ü7omap_12m_fckâfixed-factor-clockŒ:‚Ü[dpll4_m4x2_mul_ckâti,fixed-factor-clockŒ;»ÈÜ<�dpll4_m4x2_ck@d00âti,gate-clockŒ<�Sˆ
—ÈÜ_dpll4_m5_ck@f40âti,divider-clockŒ!`?ˆ@kÜ=dpll4_m5x2_mul_ckâti,fixed-factor-clockŒ=»ÈÜ>dpll4_m5x2_ck@d00âti,gate-clockŒ>Sˆ
—ÈÜ{dpll4_m6x2_mul_ckâfixed-factor-clockŒ?‚Ü@dpll4_m6x2_ck@d00âti,gate-clockŒ@Sˆ
—ÜAemu_per_alwon_ckâfixed-factor-clockŒA‚Ü)clock@d70
ti,clkselˆ
pâ+clock-clkout2-src-gate@7ˆâ ti,composite-no-wait-gate-clockïclkout2_src_gate_ckŒ0ÜDclock-clkout2-src-mux@0ˆâti,composite-mux-clockïclkout2_src_mux_ckŒ0#4BÜEclock-sys-clkout2@3ˆâti,divider-clockïsys_clkout2ŒC`@Ûclkout2_src_ckâti,composite-clockŒDEÜCmpu_ckâfixed-factor-clockŒF‚ÜGarm_fck@924âti,divider-clockŒGˆ $`emu_mpu_alwon_ckâfixed-factor-clockŒG‚Ü*clock@a40
ti,clkselˆ
@â+clock-l3-ick@0ˆâti,divider-clockïl3_ickŒ0`kÜHclock-l4-ick@2ˆâti,divider-clockïl4_ickŒH`kÜJclock-gpt10-mux-fck@6ˆâti,composite-mux-clockïgpt10_mux_fckŒI#ÜWclock-gpt11-mux-fck@7ˆâti,composite-mux-clockïgpt11_mux_fckŒI#ÜYclock-ssi-ssr-div-fck-3430es2@8ˆâti,composite-divider-clockïssi_ssr_div_fck_3430es2Œ$$ñÜ€clock@c40
ti,clkselˆ@â+clock-rm-ick@1ˆâti,divider-clockïrm_ickŒJ`kclock-gpt1-mux-fck@0ˆâti,composite-mux-clock
ïgpt1_mux_fckŒI#Übclock-usim-mux-fck@3ˆâti,composite-mux-clock
ïusim_mux_fck(Œ#KLMNOPQRSkÜ„clock@a00
ti,clkselˆ
â+clock-gpt10-gate-fck@11ˆâti,composite-gate-clockïgpt10_gate_fckŒ#ÜVclock-gpt11-gate-fck@12ˆâti,composite-gate-clockïgpt11_gate_fckŒ#ÜXclock-mmchs2-fck@25ˆâti,wait-gate-clockïmmchs2_fckŒÜ¹clock-mmchs1-fck@24ˆâti,wait-gate-clockïmmchs1_fckŒÜºclock-i2c3-fck@17ˆâti,wait-gate-clock ïi2c3_fckŒÜ»clock-i2c2-fck@16ˆâti,wait-gate-clock ïi2c2_fckŒÜ¼clock-i2c1-fck@15ˆâti,wait-gate-clock ïi2c1_fckŒÜ½clock-mcbsp5-gate-fck@10ˆ
âti,composite-gate-clockïmcbsp5_gate_fckŒ Üclock-mcbsp1-gate-fck@9ˆ âti,composite-gate-clockïmcbsp1_gate_fckŒ Ü
clock-mcspi4-fck@21ˆâti,wait-gate-clockïmcspi4_fckŒTܾclock-mcspi3-fck@20ˆâti,wait-gate-clockïmcspi3_fckŒTÜ¿clock-mcspi2-fck@19ˆâti,wait-gate-clockïmcspi2_fckŒTÜÀclock-mcspi1-fck@18ˆâti,wait-gate-clockïmcspi1_fckŒTÜÁclock-uart2-fck@14ˆâti,wait-gate-clock
ïuart2_fckŒTÜÂclock-uart1-fck@13ˆ
âti,wait-gate-clock
ïuart1_fckŒTÜÃclock-hdq-fck@22ˆâti,wait-gate-clockïhdq_fckŒUÜÄclock-modem-fck@31ˆâti,omap3-interface-clock
ïmodem_fckŒ#Üàclock-mspro-fck@23ˆâti,wait-gate-clock
ïmspro_fckŒclock-ssi-ssr-gate-fck-3430es2@0ˆâ ti,composite-no-wait-gate-clockïssi_ssr_gate_fck_3430es2Œ$Üclock-mmchs3-fck@30ˆâti,wait-gate-clockïmmchs3_fckŒÜÜgpt10_fckâti,composite-clockŒVWgpt11_fckâti,composite-clockŒXYcore_96m_fckâfixed-factor-clockŒZ‚Ücore_48m_fckâfixed-factor-clockŒ:‚ÜTcore_12m_fckâfixed-factor-clockŒ[‚ÜUcore_l3_ickâfixed-factor-clockŒH‚Ü\clock@a10
ti,clkselˆ
â+clock-sdrc-ick@1ˆâti,wait-gate-clock ïsdrc_ickŒ\Üclock-mmchs2-ick@25ˆâti,omap3-interface-clockïmmchs2_ickŒ]ÜÅclock-mmchs1-ick@24ˆâti,omap3-interface-clockïmmchs1_ickŒ]ÜÆclock-hdq-ick@22ˆâti,omap3-interface-clockïhdq_ickŒ]ÜÇclock-mcspi4-ick@21ˆâti,omap3-interface-clockïmcspi4_ickŒ]ÜÈclock-mcspi3-ick@20ˆâti,omap3-interface-clockïmcspi3_ickŒ]ÜÉclock-mcspi2-ick@19ˆâti,omap3-interface-clockïmcspi2_ickŒ]ÜÊclock-mcspi1-ick@18ˆâti,omap3-interface-clockïmcspi1_ickŒ]ÜËclock-i2c3-ick@17ˆâti,omap3-interface-clock ïi2c3_ickŒ]ÜÌclock-i2c2-ick@16ˆâti,omap3-interface-clock ïi2c2_ickŒ]ÜÍclock-i2c1-ick@15ˆâti,omap3-interface-clock ïi2c1_ickŒ]ÜÎclock-uart2-ick@14ˆâti,omap3-interface-clock
ïuart2_ickŒ]ÜÏclock-uart1-ick@13ˆ
âti,omap3-interface-clock
ïuart1_ickŒ]ÜÐclock-gpt11-ick@12ˆâti,omap3-interface-clock
ïgpt11_ickŒ]ÜÑclock-gpt10-ick@11ˆâti,omap3-interface-clock
ïgpt10_ickŒ]ÜÒclock-mcbsp5-ick@10ˆ
âti,omap3-interface-clockïmcbsp5_ickŒ]ÜÓclock-mcbsp1-ick@9ˆ âti,omap3-interface-clockïmcbsp1_ickŒ]ÜÔclock-omapctrl-ick@6ˆâti,omap3-interface-clock
ïomapctrl_ickŒ]ÜÕclock-aes2-ick@28ˆâti,omap3-interface-clock ïaes2_ickŒ]Üclock-sha12-ick@27ˆâti,omap3-interface-clock
ïsha12_ickŒ]ÜÖclock-icr-ick@29ˆâti,omap3-interface-clockïicr_ickŒ]clock-des2-ick@26ˆâti,omap3-interface-clock ïdes2_ickŒ]clock-mspro-ick@23ˆâti,omap3-interface-clock
ïmspro_ickŒ]clock-mailboxes-ick@7ˆâti,omap3-interface-clockïmailboxes_ickŒ]clock-sad2d-ick@3ˆâti,omap3-interface-clock
ïsad2d_ickŒHÜáclock-hsotgusb-ick-3430es2@4ˆâ"ti,omap3-hsotgusb-interface-clockïhsotgusb_ick_3430es2Œ\Üclock-ssi-ick-3430es2@0ˆâti,omap3-ssi-interface-clockïssi_ick_3430es2Œ^Üclock-mmchs3-ick@30ˆâti,omap3-interface-clockïmmchs3_ickŒ]ÜÛgpmc_fckâfixed-factor-clockŒ\‚core_l4_ickâfixed-factor-clockŒJ‚Ü]clock@e00
ti,clkselˆâ+clock-dss-tv-fckâti,gate-clockïdss_tv_fckŒBSÜ´clock-dss-96m-fckâti,gate-clockïdss_96m_fckŒZSܵclock-dss2-alwon-fckâti,gate-clockïdss2_alwon_fckŒ#Sܶclock-dss1-alwon-fck-3430es2@0ˆâti,dss-gate-clockïdss1_alwon_fck_3430es2Œ_ÈÜ·dummy_ckâfixed-clockCclock@c00
ti,clkselˆâ+clock-gpt1-gate-fck@0ˆâti,composite-gate-clockïgpt1_gate_fckŒ#Üaclock-gpio1-dbck@3ˆâti,gate-clockïgpio1_dbckŒ`Ü«clock-wdt2-fck@5ˆâti,wait-gate-clock ïwdt2_fckŒ`ܬclock-sr1-fck@6ˆâti,wait-gate-clockïsr1_fckŒ#Üclock-sr2-fck@7ˆâti,wait-gate-clockïsr2_fckŒ#Üclock-usim-gate-fck@9ˆ âti,composite-gate-clockïusim_gate_fckŒZ܃gpt1_fckâti,composite-clockŒabÜþwkup_32k_fckâfixed-factor-clockŒI‚Ü`clock@c10
ti,clkselˆâ+clock-wdt2-ick@5ˆâti,omap3-interface-clock ïwdt2_ickŒcÜclock-wdt1-ick@4ˆâti,omap3-interface-clock ïwdt1_ickŒcÜ®clock-gpio1-ick@3ˆâti,omap3-interface-clock
ïgpio1_ickŒcܯclock-omap-32ksync-ick@2ˆâti,omap3-interface-clockïomap_32ksync_ickŒcÜ°clock-gpt12-ick@1ˆâti,omap3-interface-clock
ïgpt12_ickŒcܱclock-gpt1-ick@0ˆâti,omap3-interface-clock ïgpt1_ickŒcܲclock-usim-ick@9ˆ âti,omap3-interface-clock ïusim_ickŒcܳper_96m_fckâfixed-factor-clockŒ3‚Ü
per_48m_fckâfixed-factor-clockŒ:‚Üdclock@1000
ti,clkselˆâ+clock-uart3-fck@11ˆâti,wait-gate-clock
ïuart3_fckŒdÜ‘clock-gpt2-gate-fck@3ˆâti,composite-gate-clockïgpt2_gate_fckŒ#Üfclock-gpt3-gate-fck@4ˆâti,composite-gate-clockïgpt3_gate_fckŒ#Ühclock-gpt4-gate-fck@5ˆâti,composite-gate-clockïgpt4_gate_fckŒ#Üjclock-gpt5-gate-fck@6ˆâti,composite-gate-clockïgpt5_gate_fckŒ#Ülclock-gpt6-gate-fck@7ˆâti,composite-gate-clockïgpt6_gate_fckŒ#Ünclock-gpt7-gate-fck@8ˆâti,composite-gate-clockïgpt7_gate_fckŒ#Üpclock-gpt8-gate-fck@9ˆ âti,composite-gate-clockïgpt8_gate_fckŒ#Ürclock-gpt9-gate-fck@10ˆ
âti,composite-gate-clockïgpt9_gate_fckŒ#Ütclock-gpio6-dbck@17ˆâti,gate-clockïgpio6_dbckŒeÜ’clock-gpio5-dbck@16ˆâti,gate-clockïgpio5_dbckŒeÜ“clock-gpio4-dbck@15ˆâti,gate-clockïgpio4_dbckŒeÜ”clock-gpio3-dbck@14ˆâti,gate-clockïgpio3_dbckŒeÜ•clock-gpio2-dbck@13ˆ
âti,gate-clockïgpio2_dbckŒeÜ–clock-wdt3-fck@12ˆâti,wait-gate-clock ïwdt3_fckŒeÜ—clock-mcbsp2-gate-fck@0ˆâti,composite-gate-clockïmcbsp2_gate_fckŒ Üclock-mcbsp3-gate-fck@1ˆâti,composite-gate-clockïmcbsp3_gate_fckŒ Üclock-mcbsp4-gate-fck@2ˆâti,composite-gate-clockïmcbsp4_gate_fckŒ Üclock@1040
ti,clkselˆ@â+clock-gpt2-mux-fck@0ˆâti,composite-mux-clock
ïgpt2_mux_fckŒI#Ügclock-gpt3-mux-fck@1ˆâti,composite-mux-clock
ïgpt3_mux_fckŒI#Üiclock-gpt4-mux-fck@2ˆâti,composite-mux-clock
ïgpt4_mux_fckŒI#Ükclock-gpt5-mux-fck@3ˆâti,composite-mux-clock
ïgpt5_mux_fckŒI#Ümclock-gpt6-mux-fck@4ˆâti,composite-mux-clock
ïgpt6_mux_fckŒI#Üoclock-gpt7-mux-fck@5ˆâti,composite-mux-clock
ïgpt7_mux_fckŒI#Üqclock-gpt8-mux-fck@6ˆâti,composite-mux-clock
ïgpt8_mux_fckŒI#Üsclock-gpt9-mux-fck@7ˆâti,composite-mux-clock
ïgpt9_mux_fckŒI#Üugpt2_fckâti,composite-clockŒfgÜÿgpt3_fckâti,composite-clockŒhigpt4_fckâti,composite-clockŒjkgpt5_fckâti,composite-clockŒlmgpt6_fckâti,composite-clockŒnogpt7_fckâti,composite-clockŒpqgpt8_fckâti,composite-clockŒrsgpt9_fckâti,composite-clockŒtuper_32k_alwon_fckâfixed-factor-clockŒI‚Üeper_l4_ickâfixed-factor-clockŒJ‚Üvclock@1010
ti,clkselˆâ+clock-gpio6-ick@17ˆâti,omap3-interface-clock
ïgpio6_ickŒvܘclock-gpio5-ick@16ˆâti,omap3-interface-clock
ïgpio5_ickŒvÜ™clock-gpio4-ick@15ˆâti,omap3-interface-clock
ïgpio4_ickŒvÜšclock-gpio3-ick@14ˆâti,omap3-interface-clock
ïgpio3_ickŒvÜ›clock-gpio2-ick@13ˆ
âti,omap3-interface-clock
ïgpio2_ickŒvÜœclock-wdt3-ick@12ˆâti,omap3-interface-clock ïwdt3_ickŒvÜclock-uart3-ick@11ˆâti,omap3-interface-clock
ïuart3_ickŒvÜžclock-uart4-ick@18ˆâti,omap3-interface-clock
ïuart4_ickŒvÜŸclock-gpt9-ick@10ˆ
âti,omap3-interface-clock ïgpt9_ickŒvÜ clock-gpt8-ick@9ˆ âti,omap3-interface-clock ïgpt8_ickŒvÜ¡clock-gpt7-ick@8ˆâti,omap3-interface-clock ïgpt7_ickŒvÜ¢clock-gpt6-ick@7ˆâti,omap3-interface-clock ïgpt6_ickŒvÜ£clock-gpt5-ick@6ˆâti,omap3-interface-clock ïgpt5_ickŒvܤclock-gpt4-ick@5ˆâti,omap3-interface-clock ïgpt4_ickŒvÜ¥clock-gpt3-ick@4ˆâti,omap3-interface-clock ïgpt3_ickŒvܦclock-gpt2-ick@3ˆâti,omap3-interface-clock ïgpt2_ickŒvܧclock-mcbsp2-ick@0ˆâti,omap3-interface-clockïmcbsp2_ickŒvܨclock-mcbsp3-ick@1ˆâti,omap3-interface-clockïmcbsp3_ickŒvÜ©clock-mcbsp4-ick@2ˆâti,omap3-interface-clockïmcbsp4_ickŒvܪemu_src_ckâti,clkdm-gate-clockŒwÜ+secure_32k_fckâfixed-clockC€Üxgpt12_fckâfixed-factor-clockŒx‚Üwdt1_fckâfixed-factor-clockŒx‚security_l4_ick2âfixed-factor-clockŒJ‚Üyclock@a14
ti,clkselˆ
â+clock-aes1-ick@3ˆâti,omap3-interface-clock ïaes1_ickŒyÜclock-rng-ick@2ˆâti,omap3-interface-clockïrng_ickŒyÜùclock-sha11-ick@1ˆâti,omap3-interface-clock
ïsha11_ickŒyclock-des1-ick@0ˆâti,omap3-interface-clock ïdes1_ickŒyclock-pka-ick@4ˆâti,omap3-interface-clockïpka_ickŒzclock@f00
ti,clkselˆâ+clock-cam-mclk@0ˆâti,gate-clock ïcam_mclkŒ{Èclock-csi2-96m-fck@1ˆâti,gate-clock
ïcsi2_96m_fckŒÜÞcam_ick@f10â!ti,omap3-no-wait-interface-clockŒJˆSÜÝsecurity_l3_ickâfixed-factor-clockŒH‚Üzssi_l4_ickâfixed-factor-clockŒJ‚Ü^sr_l4_ickâfixed-factor-clockŒJ‚dpll2_fck@40âti,divider-clockŒ0S`ˆ@kÜ|dpll2_ck@4âti,omap3-dpll-clockŒ#|ˆ$@4ýÜ}dpll2_m2_ck@44âti,divider-clockŒ}`ˆDkÜ~iva2_ck@0âti,wait-gate-clockŒ~ˆSÜßclock@a18
ti,clkselˆ
â++clock-mad2d-ick@3ˆâti,omap3-interface-clock
ïmad2d_ickŒHÜâclock-usbtll-ick@2ˆâti,omap3-interface-clockïusbtll_ickŒ]ÜÚssi_ssr_fck_3430es2âti,composite-clockŒ€Üssi_sst_fck_3430es2âfixed-factor-clockŒ‚Üsys_d2_ckâfixed-factor-clockŒ#‚ÜKomap_96m_d2_fckâfixed-factor-clockŒZ‚ÜLomap_96m_d4_fckâfixed-factor-clockŒZ‚ÜMomap_96m_d8_fckâfixed-factor-clockŒZ‚ÜNomap_96m_d10_fckâfixed-factor-clockŒZ‚
ÜOdpll5_m2_d4_ckâfixed-factor-clockŒ‚‚ÜPdpll5_m2_d8_ckâfixed-factor-clockŒ‚‚ÜQdpll5_m2_d16_ckâfixed-factor-clockŒ‚‚ÜRdpll5_m2_d20_ckâfixed-factor-clockŒ‚‚ÜSusim_fckâti,composite-clockŒƒ„dpll5_ck@d04âti,omap3-dpll-clockŒ##ˆ
$
L
4ýÜ…dpll5_m2_ck@d50âti,divider-clockŒ…`ˆ
PkÜ‚sgx_gate_fck@b00âti,composite-gate-clockŒ0SˆÜcore_d3_ckâfixed-factor-clockŒ0‚܆core_d4_ckâfixed-factor-clockŒ0‚܇core_d6_ckâfixed-factor-clockŒ0‚܈omap_192m_alwon_fckâfixed-factor-clockŒ'‚܉core_d2_ckâfixed-factor-clockŒ0‚ÜŠsgx_mux_fck@b40âti,composite-mux-clock Œ†‡ˆ4‰Š‹Œˆ@ÜŽsgx_fckâti,composite-clockŒŽÜsgx_ick@b10âti,wait-gate-clockŒHˆSÜãcpefuse_fck@a08âti,gate-clockŒ#ˆ
SÜ×ts_fck@a08âti,gate-clockŒIˆ
SÜØusbtll_fck@a08âti,wait-gate-clockŒ‚ˆ
SÜÙdss_ick_3430es2@e10âti,omap3-dss-interface-clockŒJˆSܸusbhost_120m_fck@1400âti,gate-clockŒ‚ˆSÜäusbhost_48m_fck@1400âti,dss-gate-clockŒ:ˆSÜåusbhost_ick@1410âti,omap3-dss-interface-clockŒJˆSÜæclockdomainscore_l3_clkdmti,clockdomainŒdpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©ªemu_clkdmti,clockdomainŒ+dpll4_clkdmti,clockdomainŒ!wkup_clkdmti,clockdomain$Œ«¬®¯°±²³dss_clkdmti,clockdomainŒ´µ¶·¸core_l4_clkdmti,clockdomain”Œ¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜcam_clkdmti,clockdomainŒÝÞiva2_clkdmti,clockdomainŒßdpll2_clkdmti,clockdomainŒ}d2d_clkdmti,clockdomainŒàáâdpll5_clkdmti,clockdomainŒ…sgx_clkdmti,clockdomainŒãusbhost_clkdmti,clockdomainŒäåætarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 revsyscŒ`°“fckick+ùH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intc ˆH Ütarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(revsyscsyss#8'Œ\“ick+ùH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆä
FQ ^`Ügpio@48310000ti,omap3-gpioˆH1äïgpio1k} Ügpio@49050000ti,omap3-gpioˆIäïgpio2} en-usb2-port-hog™¢¨³enable usb2 portgpio@49052000ti,omap3-gpioˆI äïgpio3} gpio@49054000ti,omap3-gpioˆI@ä ïgpio4} gpio@49056000ti,omap3-gpioˆI`ä!ïgpio5} Ü÷gpio@49058000ti,omap3-gpioˆI€ä"ïgpio6} Üðserial@4806a000ti,omap3-uartˆH ½HçR4129txrxïuart1CÜlserial@4806c000ti,omap3-uartˆHÀ½IçJ4349txrxïuart2CÜlserial@49020000ti,omap3-uartˆI½Jçn4569txrxïuart3CÜlpdefault~èi2c@48070000
ti,omap3-i2cˆH€ä8+ïi2c1C'¬@twl@48ˆHäti,twl4030 pdefault~éêrtcti,twl4030-rtcäbciti,twl4030-bciä Ñëßìëvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2£usb_1v8²w@Êw@üregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1² 'ÀÊ Üregulator-vdacti,twl4030-vdac²w@Êw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1²:Ê0°Üòregulator-vmmc2ti,twl4030-vmmc2²:Ê0°Üregulator-vusb1v5ti,twl4030-vusb1v5Üíregulator-vusb1v8ti,twl4030-vusb1v8Üîregulator-vusb3v1ti,twl4030-vusb3v1Üëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2²w@Êw@üÜregulator-vsimti,twl4030-vsim²w@Ê-ÆÀÜógpioti,twl4030-gpio} Üen_on_board_gpio_61™¢¨³en_hsusb2_clktwl4030-usbti,twl4030-usbä
í*î8ëFOÜpwmti,twl4030-pwmZpwmledti,twl4030-pwmledZpwrbuttonti,twl4030-pwrbuttonäkeypadti,twl4030-keypadäeu8ˆ
7Smadcti,twl4030-madcä•Üìpower1ti,twl4030-power-omap3-evmti,twl4030-power-idle§i2c@48072000
ti,omap3-i2cˆH €ä9+ïi2c2C€i2c@48060000
ti,omap3-i2cˆH€ä=+ïi2c3C€tvp5146@5c
ti,tvp5146m2ˆ\mailbox@48094000ti,omap3-mailboxïmailboxˆH @ä·ÃÕmbox-dspçòspi@48098000ti,omap2-mcspiˆH €äA+ïmcspi1ý@4#$%&'()* 9tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0ˆti,tsc2046B@ï(1@:CÀL(\ÿlwðä…ðspi@4809a000ti,omap2-mcspiˆH äB+ïmcspi2ý 4+,-.9tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH€ä[+ïmcspi3ý 49tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiˆH ä0+ïmcspi4ý4FG9tx0rx01w@480b2000ti,omap3-1wˆH ä:ïhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀäSïmmc1’4=>9txrxŸñ½Sç¬ò¸óÅpdefault~ômmc@480b4000ti,omap3-hsmmcˆH@äVïmmc24/09txrx½Vç.¬õÏÅÝ+pdefault~öwlcore@2
ti,wl1271ˆ½÷çNðirqwakeupIðmmc@480ad000ti,omap3-hsmmcˆH
Ðä^ïmmc34MN9txrx disabledmmu@480bd400ti,omap2-iommuˆHÔ€äïmmu_isp(Ümmu@5d000000ti,omap2-iommuˆ]€äïmmu_iva disabledwdt@48314000
ti,omap3-wdtˆH1@€
ïwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿmpuä;<�
ðcommontxrx8€ïmcbsp14 9txrxŒø“fck disabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH
<�H
@H
Drevsyscsyss'Œù“ick+ùH
rng@0
ti,omap2-rngˆ ä4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ
mpusidetoneä>?ðcommontxrxsidetone8ïmcbsp2mcbsp2_sidetone4!"9txrxŒú¨“fckick disabledmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ
mpusidetoneäYZðcommontxrxsidetone8€ïmcbsp3mcbsp3_sidetone49txrxŒû©“fckick disabledmcbsp@49026000ti,omap3-mcbspˆI`ÿmpuä67
ðcommontxrx8€ïmcbsp449txrxŒü“fckG disabledmcbsp@48096000ti,omap3-mcbspˆH `ÿmpuäQR
ðcommontxrx8€ïmcbsp549txrxŒý“fck disabledsham@480c3000ti,omap3-shamïshamˆH0dä14E9rxtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€revsyscsyss''Œþ²“fckick+ùH1€Xltimer@0ti,omap3430-timerˆ€Œþ“fckä%w†þ–Itarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I revsyscsyss''Œÿ§“fckick+ùI timer@0ti,omap3430-timerˆä&timer@49034000ti,omap3430-timerˆI@ä'ïtimer3timer@49036000ti,omap3430-timerˆI`ä(ïtimer4timer@49038000ti,omap3430-timerˆI€ä)ïtimer5timer@4903a000ti,omap3430-timerˆI ä*ïtimer6timer@4903c000ti,omap3430-timerˆIÀä+ïtimer7timer@4903e000ti,omap3430-timerˆIàä,ïtimer8ºtimer@49040000ti,omap3430-timerˆIä-ïtimer9ºtimer@48086000ti,omap3430-timerˆH`ä.ïtimer10ºtimer@48088000ti,omap3430-timerˆH€ä/ïtimer11ºtarget-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@revsyscsyss''Œ±“fckick+ùH0@timer@0ti,omap3430-timerˆä_wÇusbhstll@48062000
ti,usbhs-tllˆH äNïusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ïusb_host_hs+ù ×ehci-phyohci@48064400ti,ohci-omap3ˆHDäLâehci@48064800
ti,ehci-omapˆHHäMúgpmc@6e000000ti,omap3430-gpmcïgpmcˆnÐä49rxtxÿ+ } ù0,Üethernet@gpmcsmsc,lan9221smsc,lan9115(:Tn|–Ž– ¯Â(Õ-ãŒò-Œ› ›1x@ZKqK‹£ºÒäô ðäˆÿpdefault~nand@0,0ti,omap2-nandˆä %micron,mt29f2g16abdhc 4( Cbch8 Sn|,Ž, ¯"Â,(ã61@R RÒ(º+target-module@480ab000ti,sysc-omap2ti,syscˆH
´H
´H
´revsyscsyss8'“fck+ùH
°Œusb@0ti,omap3-musbˆä\]ðmcdma d o w € ú —usb2-phyJ ¡2dss@48050000
ti,omap3-dssˆHokay ïdss_coreŒ·“fck+ù § ·ïpdefault~ dispc@48050400ti,omap3-dispcˆHä
ïdss_dispcŒ·“fckencoder@4804fc00
ti,omap3-dsiˆHüHþ@Hÿ protophypllä disabled ïdss_dsi1Œ·¶“fcksys_clk+encoder@48050800ti,omap3-rfbiˆH disabled ïdss_rfbiŒ·¸“fckickencoder@48050c00ti,omap3-vencˆH disabled ïdss_vencŒ´“fckportendpoint É
ÙÜssi-controller@48058000
ti,omap3-ssiïssiokayˆH€HsysgddäGðgdd_mpu+ùŒ “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨txrxäCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸txrxäEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ 5Sÿpdefault~
ehci-phy-pinsˆÜhsusb2-2-pins0ˆ "Ü
isp@480bc000
ti,omap3-ispˆHÀüHØ|ä äœl ëâports+bandgap@48002524ˆH%$ti,omap34xx-bandgap ÷Ütarget-module@480cb000ti,sysc-omap3430-srti,syscïsmartreflex_coreˆH°$syscŒ“fck+ùH°smartreflex@0ti,omap3-smartreflex-coreˆätarget-module@480c9000ti,sysc-omap3430-srti,syscïsmartreflex_mpu_ivaˆH$syscŒ“fck+ùHsmartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆätarget-module@50000000ti,sysc-omap2ti,syscˆPrevŒã“fckick+ùPgpu@0#ti,omap3430-gpuimg,powervr-sgx530ˆäopp-tableoperating-points-v2-ti-cpuœÜopp-125000000
sY@
à˜à˜à˜
"ÿÿÿÿopp-250000000
æ²€
g8g8g8
"ÿÿÿÿ
3opp-500000000
Íe
O€O€O€
"ÿÿÿÿopp-550000000
ÈU€
txtxtx
"ÿÿÿÿopp-600000000
#ÃF
™p™p™p
"ÿÿÿÿopp-720000000
*êT
™p™p™p
"ÿÿÿÿ
?thermal-zonescpu-thermal
Jú
`è
nN
{tripscpu_alert
‹8€
—ЃpassiveÜcpu_crit
‹_
—Ð ƒcriticalcooling-mapsmap0
¢
§ÿÿÿÿÿÿÿÿregulator-vddvarioregulator-fixed £vddvarioüÜregulator-vdd33aregulator-fixed£vdd33aüÜhsusb2_power_regregulator-fixed£hsusb2_vbus²2Z Ê2Z
¶p
ÇÜhsusb2-phy-pinsusb-nop-xceiv
ÚOpdefault~Üleds
gpio-ledsledb
æomap3evm::ledb¢
ìdefault-onwl12xx_vmmcregulator-fixed£vwl1271²w@Êw@÷
¶p
Çpdefault~Üõbacklightgpio-backlight
¢regulator-lcd-3v3regulator-fixed£lcd_3v3²2Z Ê2Z
¶p÷Üïdisplaysharp,ls037v7dw01
ælcdï%ï2÷
Ú÷$?÷portendpoint ÉÜ
memory@80000000|memoryˆ€ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-lowline-nameinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthnon-removablecap-power-off-cardinterrupt-namesref-clock-frequencystatus#iommu-cellsti,#tlb-entriesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicestartup-delay-usenable-active-highreset-gpioslabellinux,default-triggervin-supplydefault-onpower-supplyenvdd-supplyenable-gpiosmode-gpios