Ð
þí¦—8`( 7(0SolidRun SolidSense Solo/DualLite (1.5som+emmc)"!solidrun,solidsense/dlfsl,imx6dlchosen1,/soc/bus@2000000/spba-bus@2000000/serial@2020000aliases"8/soc/bus@2100000/ethernet@2188000B/soc/bus@2000000/can@2090000G/soc/bus@2000000/can@2094000L/soc/bus@2000000/gpio@209c000R/soc/bus@2000000/gpio@20a0000X/soc/bus@2000000/gpio@20a4000^/soc/bus@2000000/gpio@20a8000d/soc/bus@2000000/gpio@20ac000j/soc/bus@2000000/gpio@20b0000p/soc/bus@2000000/gpio@20b4000v/soc/bus@2100000/i2c@21a0000{/soc/bus@2100000/i2c@21a4000€/soc/bus@2100000/i2c@21a8000…/soc/ipu@2400000Š/soc/bus@2100000/mmc@2190000/soc/bus@2100000/mmc@2194000”/soc/bus@2100000/mmc@2198000™/soc/bus@2100000/mmc@219c0001ž/soc/bus@2000000/spba-bus@2000000/serial@2020000 ¦/soc/bus@2100000/serial@21e8000 ®/soc/bus@2100000/serial@21ec000 ¶/soc/bus@2100000/serial@21f0000 ¾/soc/bus@2100000/serial@21f4000.Æ/soc/bus@2000000/spba-bus@2000000/spi@2008000.Ë/soc/bus@2000000/spba-bus@2000000/spi@200c000.Ð/soc/bus@2000000/spba-bus@2000000/spi@2010000.Õ/soc/bus@2000000/spba-bus@2000000/spi@2014000Ú/soc/bus@2100000/usb@2184000ß/soc/bus@2100000/usb@2184200ä/soc/bus@2100000/usb@2184400é/soc/bus@2100000/usb@2184600 î/soc/bus@2000000/usbphy@20c9000 ö/soc/bus@2000000/usbphy@20ca000þ/soc/bus@2100000/i2c@21f8000$/soc/bus@2100000/i2c@21a0000/rtc@68*/soc/bus@2000000/snvs@20cc000/snvs-rtc-lpclocksckil!fixed-clock
€ckih1!fixed-clock
osc!fixed-clock
n6ldb!fsl,imx6q-ldbfsl,imx53-ldb* .disabled05!"'(‡ˆ(œ:‘’“” .disabledwatchdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtHÀ@uP5>watchdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtH@uQ5> .disabledclock-controller@20c4000!fsl,imx6q-ccmH@@uWX
\anatop@20c8000#!fsl,imx6q-anatopsysconsimple-mfdH€$u16\regulator-1p1!fsl,anatop-regulatorhvdd1p1wB@O€§»Íâ÷
5û0regulator-3p0!fsl,anatop-regulatorhvdd3p0w*¹€0°§» Íâ÷
(
è3á@0regulator-2p5!fsl,anatop-regulatorhvdd2p5w"U)ö0§»0Íâ÷
+Þx0regulator-vddcore!fsl,anatop-regulatorhvddarmw §»@ÍâBpZq÷
\aregulator-vddpu!fsl,anatop-regulatorhvddpuw ˆ|»@Í âBpZq÷
\regulator-vddsoc!fsl,anatop-regulatorhvddsocw §»@ÍâBpZq÷
\btempmon!fsl,imx6q-tempmondu1¤°¼calibtemp_grade5¬Íusbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyHu,5¶ã\+usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyH u-5·ã\/snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdHÀ@\snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lpîÆ4usnvs-poweroff!syscon-poweroffîÆ8õ`·` .disabledsnvs-powerkey!fsl,sec-v4.0-pwrkeyîuût .disabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000H
@u8epit@20d4000H
@@u9reset-controller@20d8000!fsl,imx6q-srcfsl,imx51-srcH
€@u[`\gpc@20dc000!fsl,imx6q-gpcH
À@%uYd5>›?mmc@2198000!fsl,imx6q-usdhcH€@u5¥¥¥regulator-v-usb1!regulator-fixedRÐnÓdefaultáo§LK@wLK@hv_usb1ûp\.regulator-v-usb2!regulator-fixedRÐ?Ódefaultáq§LK@wLK@hv_usb2ûpregulator-v-usb3!regulator-fixedRÐ
Ódefaultár§LK@wLK@hv_usb3ûpregulator-v-usb4!regulator-fixedRÐk
Ódefaultás§LK@wLK@hv_usb4ûpsound-sgtl5000!simple-audio-cardeOn-board Codec|i2s•t·t-ÖMicrophoneMic JackHeadphoneHeadphone Jack8ðMIC_INMic JackMic JackMic BiasHeadphone JackHP_OUT .disabledsimple-audio-card,cpu
usimple-audio-card,codec
v\tleds
!gpio-ledsÓdefaultáwled-11
indicator #Øled-12
indicator #Øled-21
indicator #Øled-22
indicator #Ø #address-cells#size-cellsmodelcompatiblestdout-pathethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usb0usb1usb2usb3usbphy0usbphy1i2c3rtc0rtc1#clock-cellsclock-frequencygprstatusclocksclock-namesregremote-endpointphandleinterrupt-parentinterrupts#phy-cellsranges#dma-cellsdma-channelsreg-namesinterrupt-namesdmasdma-namespinctrl-namespinctrl-0ddc-i2c-buspower-domains#cooling-cells#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridedevice_typebus-rangenum-lanesinterrupt-map-maskinterrupt-mapreset-gpiocs-gpios#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsfsl,stop-modegpio-controller#gpio-cellsgpio-rangesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonnvmem-cellsnvmem-cell-names#thermal-sensor-cellsfsl,anatopregmapvaluelinux,keycodewakeup-source#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dworddisable-over-currentvbus-supplydr_modephy_type#index-cellsphy-modephy-reset-durationphy-reset-gpiosqca,clk-out-frequencyqca,smarteee-tw-us-1gadi,phy-output-clockbus-widthkeep-power-in-suspendmmc-pwrseqcap-power-off-cardnon-removablevmmc-supplyinterrupts-extendedpinctrl-1pinctrl-2cd-gpiosVDDA-supplyVDDD-supplyVDDIO-supplyfsl,weim-cs-gprfsl,audmux-portfsl,port-configuart-has-rtsctsenable-gpiosnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportsvin-supplypost-power-on-delay-mslinux,rc-map-nameregulator-boot-onstartup-delay-usenable-active-highsimple-audio-card,namesimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,widgetssimple-audio-card,routingsound-daicolorfunctionfunction-enumerator