Ð þížÏ8”¼( ”„SKOV IMX6 CPU SoloCore%!skov,imx6dl-skov-revc-lt6fsl,imx6dlchosen ,/soc/bus@2100000/serial@21e8000aliases"8/soc/bus@2100000/ethernet@2188000B/soc/bus@2000000/can@2090000G/soc/bus@2000000/can@2094000L/soc/bus@2000000/gpio@209c000R/soc/bus@2000000/gpio@20a0000X/soc/bus@2000000/gpio@20a4000^/soc/bus@2000000/gpio@20a8000d/soc/bus@2000000/gpio@20ac000j/soc/bus@2000000/gpio@20b0000p/soc/bus@2000000/gpio@20b4000v/soc/bus@2100000/i2c@21a0000{/soc/bus@2100000/i2c@21a4000€/soc/bus@2100000/i2c@21a8000…/soc/ipu@2400000Š/soc/bus@2100000/mmc@2190000/soc/bus@2100000/mmc@2194000”/soc/bus@2100000/mmc@2198000™/soc/bus@2100000/mmc@219c0001ž/soc/bus@2000000/spba-bus@2000000/serial@2020000 ¦/soc/bus@2100000/serial@21e8000 ®/soc/bus@2100000/serial@21ec000 ¶/soc/bus@2100000/serial@21f0000 ¾/soc/bus@2100000/serial@21f4000.Æ/soc/bus@2000000/spba-bus@2000000/spi@2008000.Ë/soc/bus@2000000/spba-bus@2000000/spi@200c000.Ð/soc/bus@2000000/spba-bus@2000000/spi@2010000.Õ/soc/bus@2000000/spba-bus@2000000/spi@2014000Ú/soc/bus@2100000/usb@2184200ß/soc/bus@2100000/usb@2184000ä/soc/bus@2100000/usb@2184400é/soc/bus@2100000/usb@2184600 î/soc/bus@2000000/usbphy@20c9000 ö/soc/bus@2000000/usbphy@20ca000þ/soc/bus@2100000/i2c@21f8000/mdio/switch@0/ports/ports@0 /mdio/switch@0/ports/ports@1/mdio"/soc/nand-controller@112000$'/soc/bus@2100000/i2c@21a8000/rtc@51,/soc/bus@2000000/snvs@20cc0001/mdio/switch@0clocksckil !fixed-clock9F€ckih1 !fixed-clock9Fosc !fixed-clock9Fn6ldb!fsl,imx6q-ldbfsl,imx53-ldbV Zdisabled0a!"'(‡ˆ(hdi0_plldi1_plldi0_seldi1_seldi0di1lvds-channel@0t Zdisabledport@0tendpointxˆMport@1tendpointxˆQlvds-channel@1t Zdisabledport@0tendpointxˆNport@1tendpointxˆRpmu!arm,cortex-a9-pmu ¡^usbphynop1!usb-nop-xceiv¬ Zdisabledˆ4usbphynop2!usb-nop-xceiv¬ Zdisabledˆ5soc !simple-bus·dma-controller@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbht 0¡    ¾Éajˆnand-controller@112000!fsl,imx6q-gpmi-nandt @ Ögpmi-nandbch ¡àbch(a˜™—–•0hgpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bchðõrx-txZokayÿdefault hdmi@120000t ¡sVa{| hiahbisfr Zdisabled!fsl,imx6dl-hdmiportsport@0tendpointx ˆKport@1tendpointx ˆOgpu@130000 !vivante,gct@ ¡ azJhbuscoreshader) 7gpu@134000 !vivante,gct@@ ¡ ay hbuscore) 7timer@a00600!arm,cortex-a9-twd-timert   ¡  ainterrupt-controller@a01000!arm,cortex-a9-gicFWt   ˆ cache-controller@a02000!arm,pl310-cachet   ¡\lz † –§ˆSpcie@1ffc000!fsl,imx6q-pcietÿÀ@ð Ödbiconfig»pciÇÿ0·ø‚ðÑ ¡xàmsiFÛ€î{zyxaÎ½hpciepcie_buspcie_phy Zdisabledbus@2000000!fsl,aips-bussimple-bust·spba-bus@2000000!fsl,spba-bussimple-bust·spdif@2004000!fsl,imx35-spdift@@ ¡4 ðõrxtxPaôÅkv>œ:hcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba Zdisabledspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspit€@ ¡apphipgper ðõrxtxZokayÿdefault  üflash@0!jedec,spi-nor7ù€tspi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspitÀ@ ¡ aqqhipgper ðõrxtxZokayÿdefault  üadc@0!microchip,mcp3002tB@#ˆ[spi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspit@ ¡!arrhipgper ðõrxtx Zdisabledspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspit@@ ¡"asshipgper ð  õrxtxZokayÿdefault  üadc@0!ti,tsc2046e-adct ÿdefaultB@ 5#ˆfchannel@1tI¼Zchannel@3tI¼Zchannel@4tI¼Zchannel@5tI¼Zserial@2020000!fsl,imx6q-uartfsl,imx21-uartt@ ¡a ¡hipgper ðõrxtx Zdisabledesai@2024000m!fsl,imx35-esait@@ ¡3 aÐvÐœhcoreextalfsysspba ðõrxtx Zdisabledssi@2028000m!fsl,imx6q-ssifsl,imx51-ssit€@ ¡.a² hipgbaud ð%&õrxtx~ Zdisabledssi@202c000m!fsl,imx6q-ssifsl,imx51-ssitÀ@ ¡/a³ž hipgbaud ð)*õrxtx~ Zdisabledssi@2030000m!fsl,imx6q-ssifsl,imx51-ssit@ ¡0a´Ÿ hipgbaud ð-.õrxtx~ Zdisabledasrc@2034000!fsl,imx53-asrct@@ ¡2˜aÒÓkœhmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`ðõrxarxbrxctxatxbtxc»€›Zokayspba-bus@203c000tÀ@vpu@2040000!fsl,imx6dl-vpucnm,coda960tÀ¡  àbitjpega¨Œhperahb) ª±aipstz@207c000tÀ@pwm@2080000¶!fsl,imx6q-pwmfsl,imx27-pwmt@ ¡Sa>‘hipgper Zdisabledpwm@2084000¶!fsl,imx6q-pwmfsl,imx27-pwmt@@ ¡Ta>’hipgperZokayÿdefault ˆipwm@2088000¶!fsl,imx6q-pwmfsl,imx27-pwmt€@ ¡Ua>“hipgperZokayÿdefault ˆcpwm@208c000¶!fsl,imx6q-pwmfsl,imx27-pwmtÀ@ ¡Va>”hipgper Zdisabledcan@2090000!fsl,imx6q-flexcant @ ¡nalmhipgper Á4Zokayÿdefault Ïcan@2094000!fsl,imx6q-flexcant @@ ¡oanohipgper Á4Zokayÿdefault Ïtimer@2098000!fsl,imx6dl-gptt €@ ¡7awxíhipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpiot À@¡BCÞîWF@úƒ‰ ½  ÁÀ¿¹¸»·¼{y~€‚zˆ\gpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpiot @¡DEÞîWFÐú¡ÐJIHGFEDOvuqˆgpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpiot @@¡FGÞîWF@úai cQˆgpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpiot €@¡HIÞîWFðúˆ‘–’ — “ ˜ ” ™•š'8=.ˆbgpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpiot À@¡JKÞîWF°úxML/ 9%$#&gpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpiot @¡LMÞîWF úKœ› ª © žÌ˶±¯«µ¬°Nˆhgpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpiot @@¡NOÞîWFúÊÉÄÃÅÍ Ï Î …ˆ9keypad@20b8000!fsl,imx6q-kppfsl,imx21-kppt €@ ¡Ra> Zdisabledwatchdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtt À@ ¡Pa>watchdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtt @ ¡Qa> Zdisabledclock-controller@20c4000!fsl,imx6q-ccmt @@¡WX9a henet_ref_pad ˆanatop@20c8000#!fsl,imx6q-anatopsysconsimple-mfdt €$¡16ˆ regulator-1p1!fsl,anatop-regulator-vdd1p1<�B@TO€l€’§¼Ï 5âûõregulator-3p0!fsl,anatop-regulator-vdd3p0<�*¹€T0°l€ ’§¼Ï( èâ3á@õregulator-2p5!fsl,anatop-regulator-vdd2p5<�"UT)ö0l€0’§¼Ï â+Þxõregulator-vddcore!fsl,anatop-regulator-vddarm<� T l€@’§p6¼Ï â ˆTregulator-vddpu!fsl,anatop-regulator-vddpu<� T M|€@’ §p6¼Ï â ˆ$regulator-vddsoc!fsl,anatop-regulator-vddsoc<� T l€@’§p6¼Ï â ˆUtempmon!fsl,imx6q-tempmon ¡1i u!"calibtemp_gradea¬’usbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyt  ¡,a¶¨ ˆ0usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyt   ¡-a·¨ ˆ3snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdt À@ˆ#snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp³#‹4¡snvs-poweroff!syscon-poweroff³#‹8º`é` Zdisabledsnvs-powerkey!fsl,sec-v4.0-pwrkey³# ¡ÀtÎ Zdisabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000t @ ¡8epit@20d4000t @@ ¡9reset-controller@20d8000!fsl,imx6q-srcfsl,imx51-srct €@¡[`܈gpc@20dc000!fsl,imx6q-gpct À@WF ¡Y a>hipgˆpgcpower-domain@0tépower-domain@1téý$0azJy¨ˆ iomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfdt8ˆmux-controller !mmio-mux 8448 À (( ˆ%ipu1_csi0_mux !video-mux+%port@0tendpointx&ˆ=port@1tendpointx'ˆ?port@2tendpointx(ˆAport@3tendpointx)ˆCport@4tendpointport@5tendpointx*ˆHipu1_csi1_mux !video-mux+%port@0tendpointx+ˆ>port@1tendpointx,ˆ@port@2tendpointx-ˆBport@3tendpointx.ˆDport@4tendpointport@5tendpointx/ˆIpinctrl@20e0000!fsl,imx6dl-iomuxct@ˆcan1grp0880<� È°ˆcan1stbygrp8€P0ˆ`can2grp08T<�0hPÌ°ˆcan2stbygrp8`H0ˆaecspi1grp`8HܱLà±Dرd4Xˆecspi2grp`8بø±@ü±<� ô±Ü¬XˆenetgrpØ8ä´(õÐõøÈÀüÌÀÔõØõä °°0XôÄ08ˆ7gpminandgrph8pX°±lT°±¤Œ°t\°±x`°±<�$°±8 °±„l°±ˆp°±Œt°±x°±”|°±˜€°±œ„°± ˆ°±ˆ i2c3grp08(øx@x4|@xˆ<�mdiogrp08켱踱ˆ]pwm2grp8àXˆpwm3grp8èÐXˆswitchgrp8|L°ˆ^uart2grp08l<�°±p@ °±ˆGusdhc3grpÀ8øpY ô 4YüpYpYpY pY$ °@(°@ˆ8vccmmcgrp84Xˆdvccmmciogrp8ìXˆeecspi4grp`8tD±\,±X(±T$@Xˆtouchgrp8P @ˆbacklightgrp8иXˆgipu1grp 8œ° ´¤¸¨¼°Ä´Èàôôø ü  ¸Ì¼ÐÀÔÄØÈÜÌàÐäÔèØìÜðäøèüìðˆkdcic@20e4000t@@ ¡|dcic@20e8000t€@ ¡}dma-controller@20ec000!fsl,imx6q-sdmafsl,imx35-sdmatÀ@ ¡a>›hipgahb¾Aimx/sdma/sdma-imx6q.binˆpxp@20f0000t@ ¡bepdc@20f4000t@@ ¡abus@2100000!fsl,aips-bussimple-bust·crypto@2100000 !fsl,sec-v4.0t · añòóÄhmemaclkipgemi_slowjr@1000!fsl,sec-v4.0-job-ringt ¡ijr@2000!fsl,sec-v4.0-job-ringt  ¡jaipstz@217c000tÀ@usb@2184000!fsl,imx6q-usbfsl,imx27-usbt@ ¡+a¢Z0e1q‚–Zokayª2¶usb@2184200!fsl,imx6q-usbfsl,imx27-usbtB ¡(a¢Z3e1Ëhostq‚–Zokayª2¶usb@2184400!fsl,imx6q-usbfsl,imx27-usbtD ¡)a¢Z4Óhsice1Ëhostq‚– Zdisabledusb@2184600!fsl,imx6q-usbfsl,imx27-usbtF ¡*a¢Z5Óhsice1Ëhostq‚– Zdisabledusbmisc@2184800Ü!fsl,imx6q-usbmisctHa¢ˆ1ethernet@2188000!fsl,imx6q-fect€@ àint0pps¡vw auu¾ hipgahbptpenet_clk_ref Á4u6 mac-addressZokayÿdefault 7érmiiòˆ_fixed-linkýdmlb@218c000tÀ@$¡5u~mmc@2190000!fsl,imx6q-usdhct@ ¡a£££ hipgahbper Zdisabledmmc@2194000!fsl,imx6q-usdhct@@ ¡a¤¤¤ hipgahbper Zdisabledmmc@2198000!fsl,imx6q-usdhct€@ ¡a¥¥¥ hipgahbperZokayÿdefault 8 9 "9+> úð€M^kx…’Ÿ:«;mmc@219c000!fsl,imx6q-usdhctÀ@ ¡a¦¦¦ hipgahbper Zdisabledi2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2ct@ ¡$a} Zdisabledi2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2ct@@ ¡%a~ Zdisabledi2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2ct€@ ¡&aZokayÿdefault <�F€rtc@51 !nxp,pcf85063tQ¸0Ôromcp@21ac000tÀ@memory-controller@21b0000!fsl,imx6q-mmdct@amemory-controller@21b4000!fsl,imx6q-mmdct@@ Zdisabledmemory-controller@21b8000!fsl,imx6q-weimt€@ ¡aÄÐ Zdisabledefuse@21bc000!fsl,imx6q-ocotpsyscontÀ@a€speed-grade@10tˆVcalib@38t8ˆ!temp-grade@20t ˆ"mac-addr@88tˆˆ6tzasc@21d0000t@ ¡ltzasc@21d4000t@@ ¡maudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxt€@ Zdisabledmipi@21dc000!fsl,imx6-mipi-csi2tÀ@¡deaŠîa hdphyrefpix Zdisabledport@1tendpoint@0tx=ˆ&endpoint@1tx>ˆ+port@2tendpoint@0tx?ˆ'endpoint@1tx@ˆ,port@3tendpoint@0txAˆ(endpoint@1txBˆ-port@4tendpoint@0txCˆ)endpoint@1txDˆ.mipi@21e0000t@ Zdisabledportsport@0tendpointxEˆLport@1tendpointxFˆPvdoa@21e4000!fsl,imx6q-vdoat@@ ¡aÊserial@21e8000!fsl,imx6q-uartfsl,imx21-uartt€@ ¡a ¡hipgper ðõrxtxZokayÿdefault Gserial@21ec000!fsl,imx6q-uartfsl,imx21-uarttÀ@ ¡a ¡hipgper ðõrxtx Zdisabledserial@21f0000!fsl,imx6q-uartfsl,imx21-uartt@ ¡a ¡hipgper ð õrxtx Zdisabledserial@21f4000!fsl,imx6q-uartfsl,imx21-uartt@@ ¡a ¡hipgper ð!"õrxtx Zdisabledi2c@21f8000!fsl,imx6q-i2cfsl,imx21-i2ct€@ ¡#at Zdisabledipu@2400000!fsl,imx6q-iput@@¡a‚ƒ„ hbusdi0di1ªport@0tˆWendpointxHˆ*port@1tˆXendpointxIˆ/port@2tˆYendpoint@0txJˆlendpoint@1txKˆ endpoint@2txLˆEendpoint@3txMˆendpoint@4txNˆport@3tˆZendpoint@0tendpoint@1txOˆ endpoint@2txPˆFendpoint@3txQˆendpoint@4txRˆsram@900000 !mmio-sramt ·aŽˆcpuscpu@0!arm,cortex-a9»cputàSñ2 Ð ÀíØ àŒ02 íØ ÀíØ àíØîl7(ahª)harmpll2_pfd2_396msteppll1_swpll1_sys)T4$>UuV speed_gradecpu@1!arm,cortex-a9»cputàSñ2 Ð ÀíØ àŒ02 íØ ÀíØ àíØîl7(ahª)harmpll2_pfd2_396msteppll1_swpll1_sys)T4$>Ucapture-subsystem!fsl,imx-capture-subsystemIWXdisplay-subsystem!fsl,imx-display-subsystemIYZiio-hwmon !iio-hwmonO[[leds !gpio-ledsled-0[D1 ÿ\astatusjon xheartbeatled-1[D2 ÿ\joffled-2[D3 ÿ\jonmdio!microchip,mdio-smi0ÿdefault ]ÿ\\switch@0!microchip,ksz8873ÿdefault ^Ž ˜\tportsports@0t éinternal[lan1ports@1t éinternal[lan2ports@2t[cpu¤_érmiifixed-linkýdphy-clock !fixed-clock9Fúð€ ­enet_ref_padˆregulator-3v3!regulator-fixedÀ2-3v3<�2Z T2Z ˆregulator-5v0!regulator-fixed-5v0<�LK@TLK@ˆ2regulator-24v0!regulator-fixed-24v0<n6Tn6ˆjregulator-can1-stby!regulator-fixedÿdefault ` -can1-3v3<�2Z T2Z  ˈregulator-can2-stby!regulator-fixedÿdefault a -can2-3v3<�2Z T2Z  Ëb ˆregulator-tft-vcom!pwm-regulatorÐcN  -tft_vcom<�6î€T6î€lÕ6î€regulator-vcc-mmc!regulator-fixedÿdefault dÀ-mmc_vcc_supply<�2Z T2Z lã Ë9õ dˆ:regulator-vcc-mmc-io!regulator-gpioÿdefault eÀ2-mmc_io_supply voltage<�w@T2Z  ÿ9 õ (w@2Z  dˆ;touchscreen!resistive-adc-touch Offff /yz1z2x @ýè Y p ˆ, ¡ backlight!pwm-backlightÿdefault g ºhÐiN  Çÿ Ù ðýjˆndisplay!fsl,imx-parallel-displayÿdefault kport@0tendpointxlˆJport@1tendpointxmˆopanel"!logictechno,lttd800480070-l6wh-rt nýportendpointxoˆm #address-cells#size-cellsmodelcompatiblestdout-pathethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usb0usb1usb2usb3usbphy0usbphy1i2c3ethernet1ethernet2mdio-gpio0nandrtc0rtc1switch0#clock-cellsclock-frequencygprstatusclocksclock-namesregremote-endpointphandleinterrupt-parentinterrupts#phy-cellsranges#dma-cellsdma-channelsreg-namesinterrupt-namesdmasdma-namespinctrl-namespinctrl-0nand-on-flash-bbtpower-domains#cooling-cells#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridedevice_typebus-rangenum-lanesinterrupt-map-maskinterrupt-mapcs-gpiosspi-max-frequencyvref-supply#io-channel-cellsinterrupts-extendedsettling-time-usoversampling-ratio#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsfsl,stop-modexceiver-supplygpio-controller#gpio-cellsgpio-rangesassigned-clocksassigned-clock-parentsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonnvmem-cellsnvmem-cell-names#thermal-sensor-cellsfsl,anatopregmapvaluelinux,keycodewakeup-source#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_modephy_type#index-cellsphy-modephy-supplyspeedfull-duplexbus-widthwp-gpioscd-gpioscap-power-off-cardfull-pwr-cyclecap-sd-highspeedsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-ddr50mmc-ddr-1_8vvmmc-supplyvqmmc-supplyquartz-load-femtofaradsfsl,weim-cs-gprnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportsio-channelslabelfunctiondefault-statelinux,default-triggerinterruptreset-gpiosethernetclock-output-namesvin-supplygpiopwmsvoltage-tableregulator-boot-onenable-active-highstartup-delay-usregulator-typestatesio-channel-namestouchscreen-min-pressuretouchscreen-inverted-ytouchscreen-swapped-x-ytouchscreen-x-plate-ohmstouchscreen-y-plate-ohmsenable-gpiosbrightness-levelsnum-interpolated-stepsdefault-brightness-levelbacklight