Ð
þí6e83(a2Ìmarvell,dove-dbmarvell,dove*&Marvell DB-MV88AP510-BP Development Board,aliases9=/mbus/internal-regs/power-management@d0000/gpio-ctrl@4009C/mbus/internal-regs/power-management@d0000/gpio-ctrl@420$I/mbus/internal-regs/gpio-ctrl@e8400cpuscpu@0marvell,pj4amarvell,sheeva-v7Ocpu[ll2-cachemarvell,tauros2-cachepgpu-subsystemmarvell,dove-gpu-subsystem— disabledi2c-muxi2c-mux-pinctrl¤¯i2c0i2c1i2c2½ÇÑi2c@0lokayi2c@1l disabledi2c@2l disabledmbus*marvell,dove-mbusmarvell,mbussimple-busÛæàøò P ðñðñ€ýøÈ
ðpciemarvell,dove-pcie disabledOpciÿ¨ ‚ð ‚ð ‚èà‚èàpcie@1Opci disabled%‚ l8 ?@ ‚‚ÿQbintxerrorr}`
interrupt-controlleržQ
pcie@2Opci disabled%‚ l8 ?@ ‚‚ÿQbintxerrorr}`interrupt-controlleržQinternal-regssimple-bus@ ð€ðÿÿàÿÿð
spi@10600marvell,orion-spi³rl(8½
¯defaultokayflash@0
st,m25p32¾1-li2c@11000marvell,mv64xxx-i2cl rЀ8okayserial@12000 ns16550al àr8okayserial@12100 ns16550al!àr8½¯defaultokayserial@12200 ns16550al"àr 8 disabledserial@12300 ns16550al#àr
8 disabledspi@14600marvell,orion-spi³rlF(8 disabledmbus-ctrl@20000marvell,mbus-controllerl€€system-ctrl@20000 marvell,orion-system-controllerlbridge-interrupt-ctrl@20110marvell,orion-bridge-intcžQlrêinterrupt-controller@20200marvell,orion-intcžQltimer@20300marvell,orion-timerl ,r8watchdog@20300marvell,orion-wdtl(,r8crypto-engine@30000marvell,dove-cryptolþregsr8 okayusb-host@50000marvell,orion-ehcilr8 okayusb-host@51000marvell,orion-ehcilr8 okaydma-engine@60800marvell,orion-xorl
8 okaychannel0r'6Dchannel1r(6Ddma-engine@60900marvell,orion-xorl 8 okaychannel0r*6Dchannel1r+6Dsdio-host@90000marvell,dove-sdhcil r$&8 ½¯defaultokayethernet-ctrl@72000marvell,orion-ethl @8 O@ disabledethernet-port@0marvell,orion-eth-portlrimdio-bus@72004marvell,orion-mdiol „r8 disabledsdio-host@92000marvell,dove-sdhcil r#%8 ½¯defaultokaysata-host@a0000marvell,orion-satal
$r>8 {€port0Šokaysata-phy@a2000marvell,mvebu-sata-phyl
48 “sataŸokayaudio-controller@b0000marvell,dove-audiol"r8 “internal disabledaudio-controller@b4000marvell,dove-audiol@"r8
“internal disabledpower-management@d0000marvell,dove-pmusimple-busl
€
€€
€€
€€r!žQªdomainsvpu-domain·Ëàõgpu-domain·Ëàõthermal-diode@1cmarvell,dove-thermall\clock-gating-ctrl@38marvell,dove-gating-clockl88ü core-clock@64marvell,dove-divider-clockldüpin-ctrl@200marvell,dove-pinctrll@8 pmx-gpio-0 mpp0gpiopmx-gpio-1 mpp1gpiopmx-gpio-2 mpp2gpiopmx-gpio-3 mpp3gpiopmx-gpio-4 mpp4gpiopmx-gpio-5 mpp5gpiopmx-gpio-6 mpp6gpiopmx-gpio-7 mpp7gpiopmx-gpio-8 mpp8gpiopmx-gpio-9 mpp9gpiopmx-pcie1-clkreq mpp9pex1pmx-gpio-10 mpp10gpiopmx-gpio-11 mpp11gpiopmx-pcie0-clkreq mpp11pex0pmx-gpio-12 mpp12gpiopmx-gpio-13 mpp13gpiopmx-audio1-extclk mpp13audio1pmx-gpio-14 mpp14gpiopmx-gpio-15 mpp15gpiopmx-gpio-16 mpp16gpiopmx-gpio-17 mpp17gpiopmx-gpio-18 mpp18gpiopmx-gpio-19 mpp19gpiopmx-gpio-20 mpp20gpiopmx-gpio-21 mpp21gpiopmx-camera mpp_cameracamerapmx-camera-gpio mpp_cameragpiopmx-sdio0
mpp_sdio0sdio0pmx-sdio0-gpio
mpp_sdio0gpiopmx-sdio1
mpp_sdio1sdio1pmx-sdio1-gpio
mpp_sdio1gpiopmx-audio1-gpio mpp_audio1gpiopmx-audio1-i2s1-spdifo mpp_audio1i2s1/spdifopmx-spi0 mpp_spi0spi0
pmx-spi0-gpio mpp_spi0gpiopmx-spi1-4-7 mpp4mpp5mpp6mpp7spi1pmx-spi1-20-23 mpp20mpp21mpp22mpp23spi1pmx-uart1
mpp_uart1uart1pmx-uart1-gpio
mpp_uart1gpiopmx-nand mpp_nandnandpmx-nand-gpo mpp_nandgpopmx-i2c1 mpp17mpp19twsipmx-i2c2 mpp_audio1twsipmx-ssp-i2c2 mpp_audio1 ssp/twsipmx-i2cmux-0 twsi
twsi-opt1pmx-i2cmux-1 twsi
twsi-opt2pmx-i2cmux-2 twsi
twsi-opt3core-clocks@214marvell,dove-core-clocklügpio-ctrl@400marvell,orion-gpio'3l C žQ,r
<�gpio-ctrl@420marvell,orion-gpio'3l C žQ,r=real-time-clock@8500marvell,orion-rtcl… rglobal-config@e802c"marvell,dove-global-configsysconl€,gpio-ctrl@e8400marvell,orion-gpio'3l„Clcd-controller@810000marvell,dove-lcdlr. disabledlcd-controller@820000marvell,dove-lcdl‚r/ disabledsram@ffffe000
mmio-sramlÿÿà8 gpu@8400008“corevivante,gcr0Jl„@ disabledmemoryOmemoryl@chosen#Xconsole=ttyS0,115200n8 earlyprintk #address-cells#size-cellscompatiblemodelinterrupt-parentgpio0gpio1gpio2device_typenext-level-cacheregmarvell,tauros2-cache-featuresphandlecoresstatusi2c-parentpinctrl-namespinctrl-0pinctrl-1pinctrl-2controllerpcie-mem-aperturepcie-io-aperturerangesmsi-parentbus-rangeassigned-addressesclocksmarvell,pcie-port#interrupt-cellsinterrupt-namesinterruptsinterrupt-map-maskinterrupt-mapinterrupt-controllercell-indexspi-max-frequencyclock-frequencyreg-shiftmarvell,#interruptsreg-namesmarvell,crypto-sramsmarvell,crypto-sram-sizedmacap,memcpydmacap,xormarvell,tx-checksum-limitlocal-mac-addressphysphy-namesnr-portsclock-names#phy-cells#reset-cells#power-domain-cellsmarvell,pmu_pwr_maskmarvell,pmu_iso_maskresets#clock-cellsmarvell,pinsmarvell,function#gpio-cellsgpio-controllerngpiospower-domainsbootargs