Ð
þí<87°(d7xsolidrun,cuboxmarvell,dove&SolidRun CuBox,aliases9=/mbus/internal-regs/power-management@d0000/gpio-ctrl@4009C/mbus/internal-regs/power-management@d0000/gpio-ctrl@420$I/mbus/internal-regs/gpio-ctrl@e8400cpuscpu@0marvell,pj4amarvell,sheeva-v7Ocpu[ll2-cachemarvell,tauros2-cachepgpu-subsystemmarvell,dove-gpu-subsystem—okayi2c-muxi2c-mux-pinctrl¤¯i2c0i2c1i2c2½ÇÑi2c@0lokayÛ† clock-generator@60silabs,si5351a-msopl`ëøÿxtalclkout@0l3L`clkout@2l3L`i2c@1l disabledi2c@2l disabledmbus*marvell,dove-mbusmarvell,mbussimple-busr }àò P ðñðñ€ýøÈ
ðpciemarvell,dove-pcie disabledOpci§²ÿ¨ ‚ð ‚ð ‚èà‚èàpcie@1Opci disabled¼‚ lø
Ï@ ‚‚²ÿáòintxerror
` interrupt-controller.ápcie@2Opci disabled¼‚ lø
Ï@ ‚‚²ÿáòintxerror
` interrupt-controller.áinternal-regssimple-bus@ ð€ðÿÿàÿÿð
spi@10600marvell,orion-spiCl(ø
½¯defaultokayflash@0
st,w25q32N1-li2c@11000marvell,mv64xxx-i2cl Û€ø
okayserial@12000 ns16550al `ø
okayserial@12100 ns16550al!`ø
½¯default disabledserial@12200 ns16550al"` ø
disabledserial@12300 ns16550al#`
ø
disabledspi@14600marvell,orion-spiClF(ø
disabledmbus-ctrl@20000marvell,mbus-controllerl€€ system-ctrl@20000 marvell,orion-system-controllerlbridge-interrupt-ctrl@20110marvell,orion-bridge-intc.áljinterrupt-controller@20200marvell,orion-intc.áltimer@20300marvell,orion-timerl ,ø
watchdog@20300marvell,orion-wdtl(,ø
crypto-engine@30000marvell,dove-cryptol~regsø
ˆokayusb-host@50000marvell,orion-ehcilø
okayusb-host@51000marvell,orion-ehcilø
okaydma-engine@60800marvell,orion-xorl
ø
okaychannel0'¶Ächannel1(¶Ädma-engine@60900marvell,orion-xorl ø
okaychannel0*¶Ächannel1+¶Äsdio-host@90000marvell,dove-sdhcil $&ø
½¯default disabledethernet-ctrl@72000marvell,orion-ethl @ø
Ï@okayethernet-port@0marvell,orion-eth-portléûmdio-bus@72004marvell,orion-mdiol „ø
okayethernet-phy@1marvell,88e1310lsdio-host@92000marvell,dove-sdhcil #%ø
½¯defaultokaysata-host@a0000marvell,orion-satal
$>ø
port0okaysata-phy@a2000marvell,mvebu-sata-phyl
4ø
ÿsataokayaudio-controller@b0000marvell,dove-audiol"ø
ÿinternal disabledaudio-controller@b4000marvell,dove-audiol@"ø
ÿinternalextclkokay½¯defaultpower-management@d0000marvell,dove-pmusimple-busl
€
€€
€€
€€!.á)domainsvpu-domain6J_tgpu-domain6J_tthermal-diode@1cmarvell,dove-thermall\clock-gating-ctrl@38marvell,dove-gating-clockl8ø
ë
core-clock@64marvell,dove-divider-clockldëpin-ctrl@200marvell,dove-pinctrll@ø
pmx-gpio-0{mpp0ˆgpiopmx-gpio-1{mpp1ˆgpiopmx-gpio-2{mpp2ˆgpiopmx-gpio-3{mpp3ˆgpiopmx-gpio-4{mpp4ˆgpiopmx-gpio-5{mpp5ˆgpiopmx-gpio-6{mpp6ˆgpiopmx-gpio-7{mpp7ˆgpiopmx-gpio-8{mpp8ˆgpiopmx-gpio-9{mpp9ˆgpiopmx-pcie1-clkreq{mpp9ˆpex1pmx-gpio-10{mpp10ˆgpiopmx-gpio-11{mpp11ˆgpiopmx-pcie0-clkreq{mpp11ˆpex0pmx-gpio-12{mpp12ˆgpiopmx-gpio-13{mpp13ˆgpiopmx-audio1-extclk{mpp13ˆaudio1pmx-gpio-14{mpp14ˆgpiopmx-gpio-15{mpp15ˆgpiopmx-gpio-16{mpp16ˆgpiopmx-gpio-17{mpp17ˆgpiopmx-gpio-18{mpp18ˆgpiopmx-gpio-19{mpp19ˆgpiopmx-gpio-20{mpp20ˆgpiopmx-gpio-21{mpp21ˆgpiopmx-camera{mpp_cameraˆcamerapmx-camera-gpio{mpp_cameraˆgpiopmx-sdio0
{mpp_sdio0ˆsdio0pmx-sdio0-gpio
{mpp_sdio0ˆgpiopmx-sdio1
{mpp_sdio1ˆsdio1pmx-sdio1-gpio
{mpp_sdio1ˆgpiopmx-audio1-gpio{mpp_audio1ˆgpiopmx-audio1-i2s1-spdifo{mpp_audio1ˆi2s1/spdifopmx-spi0 {mpp_spi0ˆspi0pmx-spi0-gpio {mpp_spi0ˆgpiopmx-spi1-4-7{mpp4mpp5mpp6mpp7ˆspi1pmx-spi1-20-23{mpp20mpp21mpp22mpp23ˆspi1pmx-uart1
{mpp_uart1ˆuart1pmx-uart1-gpio
{mpp_uart1ˆgpiopmx-nand {mpp_nandˆnandpmx-nand-gpo {mpp_nandˆgpopmx-i2c1{mpp17mpp19ˆtwsipmx-i2c2{mpp_audio1ˆtwsipmx-ssp-i2c2{mpp_audio1 ˆssp/twsipmx-i2cmux-0{twsi
ˆtwsi-opt1pmx-i2cmux-1{twsi
ˆtwsi-opt2pmx-i2cmux-2{twsi
ˆtwsi-opt3core-clocks@214marvell,dove-core-clocklë
gpio-ctrl@400marvell,orion-gpio™¥l µ .á,
<�gpio-ctrl@420marvell,orion-gpio™¥l µ .á,=real-time-clock@8500marvell,orion-rtcl… global-config@e802c"marvell,dove-global-configsysconl€,gpio-ctrl@e8400marvell,orion-gpio™¥l„µlcd-controller@810000marvell,dove-lcdl. disabledlcd-controller@820000marvell,dove-lcdl‚/ disabledsram@ffffe000
mmio-sramlÿÿàø
gpu@840000øÿcorevivante,gc0¼l„@okaymemoryOmemoryl@chosen#Êconsole=ttyS0,115200n8 earlyprintkleds
gpio-leds½¯defaultled-powerÓPower¶Ùkeepregulator-1regulator-fixed
çUSB PoweröLK@LK@&9M_½¯defaultclocksoscillatorfixed-clockëÛ}x@ir-receivergpio-ir-receiver¶½¯default #address-cells#size-cellscompatiblemodelinterrupt-parentgpio0gpio1gpio2device_typenext-level-cacheregmarvell,tauros2-cache-featuresphandlecoresstatusi2c-parentpinctrl-namespinctrl-0pinctrl-1pinctrl-2clock-frequency#clock-cellsclocksclock-namessilabs,pll-sourcesilabs,drive-strengthsilabs,multisynth-sourcesilabs,clock-sourcesilabs,pll-mastercontrollerpcie-mem-aperturepcie-io-aperturerangesmsi-parentbus-rangeassigned-addressesmarvell,pcie-port#interrupt-cellsinterrupt-namesinterruptsinterrupt-map-maskinterrupt-mapinterrupt-controllercell-indexspi-max-frequencyreg-shiftmarvell,#interruptsreg-namesmarvell,crypto-sramsmarvell,crypto-sram-sizedmacap,memcpydmacap,xormarvell,tx-checksum-limitlocal-mac-addressphy-handlephysphy-namesnr-ports#phy-cells#reset-cells#power-domain-cellsmarvell,pmu_pwr_maskmarvell,pmu_iso_maskresetsmarvell,pinsmarvell,function#gpio-cellsgpio-controllerngpiospower-domainsbootargslabeldefault-stateregulator-nameregulator-min-microvoltregulator-max-microvoltenable-active-highregulator-always-onregulator-boot-ongpio