Ð
þíP8K°(ÑKx!Marvell Armada 388 DB-88F6820-GP4!marvell,a388-gpmarvell,armada388marvell,armada380aliases,/soc/internal-regs/gpio@181002/soc/internal-regs/gpio@18140 8/soc/internal-regs/serial@12000 @/soc/internal-regs/serial@12100pmu!arm,cortex-a9-pmuHsoc"!marvell,armada380-mbussimple-bus\gxàŠèP›ðñÿð ñ ññ bootrom!marvell,bootrom¢ devbus-bootcs!marvell,mvebu-devbus¢ð›/ÿÿÿÿ¦ disableddevbus-cs0!marvell,mvebu-devbus¢ð›>ÿÿÿÿ¦ disableddevbus-cs1!marvell,mvebu-devbus¢ð›=ÿÿÿÿ¦ disableddevbus-cs2!marvell,mvebu-devbus¢ð›;ÿÿÿÿ¦ disableddevbus-cs3!marvell,mvebu-devbus¢ð ›7ÿÿÿÿ¦ disabledinternal-regs!simple-bus›ðsdramc@1400#!marvell,armada-xp-sdram-controller¢cache-controller@8000!arm,pl310-cache¢€´ÂÎçscu@c000!arm,cortex-a9-scu¢ÀXtimer@c200!arm,cortex-a9-global-timer¢Â "¦timer@c600!arm,cortex-a9-twd-timer¢Æ "
¦interrupt-controller@d000!arm,cortex-a9-gic->¢ÐÁSi2c@11000+!marvell,mv78230-a0-i2cmarvell,mv64xxx-i2c¢ "¦okay[defaultis† pca9555@20!nxp,pca9555[defaultig"ƒ“>-¢ S,pca9555@21!nxp,pca9555[defaultg"ƒ“>-¢!S)eeprom@57!atmel,24c64¢Wi2c@11100+!marvell,mv78230-a0-i2cmarvell,mv64xxx-i2c¢ "¦ disabledserial@12000!!marvell,armada-38x-uartns16550a¢ Ÿ"©¦okay[defaultiserial@12100!!marvell,armada-38x-uartns16550a¢!Ÿ"
©¦ disabledpinctrl@18000¢€ !marvell,mv88f6828-pinctrlS ge-rgmii-pins-0D¶mpp6mpp7mpp8mpp9mpp10mpp11mpp12mpp13mpp14mpp15mpp16mpp17Ãge0Sge-rgmii-pins-1H¶mpp21mpp27mpp28mpp29mpp30mpp31mpp32mpp37mpp38mpp39mpp40mpp41Ãge1Si2c-pins-0
¶mpp2mpp3Ãi2c0Smdio-pins
¶mpp4mpp5ÃgeSref-clk-pins-0¶mpp45ÃrefS
ref-clk-pins-1¶mpp46Ãrefspi-pins-0¶mpp22mpp23mpp24mpp25Ãspi0S$spi-pins-1¶mpp56mpp57mpp58mpp59Ãspi1nand-pinsN¶mpp22mpp34mpp23mpp33mpp38mpp28mpp40mpp42mpp35mpp36mpp25mpp30mpp32Ãdevnand-rb¶mpp41Ãnanduart-pins-0
¶mpp0mpp1Ãua0Suart-pins-1¶mpp19mpp20Ãua1sdhci-pins<�¶mpp48mpp49mpp50mpp52mpp53mpp54mpp55mpp57mpp58mpp59Ãsd0S!sata-pins-0¶mpp20Ãsata0Ssata-pins-1¶mpp19Ãsata1Ssata-pins-2¶mpp47Ãsata2Ssata-pins-3¶mpp44Ãsata3Si2s-pins$¶mpp48mpp49mpp50mpp51mpp52mpp53Ãaudiospdif-pins¶mpp51Ãaudiopca0_pins¶mpp18ÃgpioSgpio@18100+!marvell,armada-370-gpiomarvell,orion-gpio¢@À ÔgpiopwmÞ ƒå “ñ>-0"5678¦Sgpio@18140+!marvell,armada-370-gpiomarvell,orion-gpio¢@@È ÔgpiopwmÞƒå “ñ>-0":;<�=¦system-controller@18200M!marvell,armada-380-system-controllermarvell,armada-370-xp-system-controller¢‚clock-gating-control@18220 !marvell,armada-380-gating-clock¢‚ ¦üSphy@18300!marvell,armada-380-comphyÔcomphyconf¢ƒ„`phy@0¢ phy@1¢ phy@2¢ phy@3¢ phy@4¢ phy@5¢ mvebu-sar@18600!marvell,armada-380-core-clock¢†üSmbus-controller@20000!marvell,mbus-controller¢€ PSinterrupt-controller@20a00
!marvell,mpic¢
ÐpX->"Stimer@203001!marvell,armada-380-timermarvell,armada-xp-timer¢0@0PH
¦
#nbclkfixedwatchdog@20300!marvell,armada-380-wdt¢4‚`¦
#nbclkfixed H@ cpurst@20800!marvell,armada-370-cpu-reset¢mpcore-soc-ctrl@20d20#!marvell,armada-380-mpcore-soc-ctrl¢
lcoherency-fabric@21010$!marvell,armada-380-coherency-fabric¢pmsu@22000!marvell,armada-380-pmsu¢ ethernet@70000!marvell,armada-370-neta¢@H¦/&Hokay[defaulti
= Argmii-idJYfethernet@30000!marvell,armada-370-neta¢@H
¦okay[defaulti= Argmii-idJYfethernet@34000!marvell,armada-370-neta¢@@H¦ disabledusb@58000!marvell,orion-ehci¢€"¦okaytxor@60800)!marvell,armada-380-xormarvell,orion-xor¢
¦okayxor00"xor01"˜xor@60900)!marvell,armada-380-xormarvell,orion-xor¢ ¦okayxor10"Axor11"B˜mdio@72004!marvell,orion-mdio¢ ¦[defaultiethernet-phy@1¢Sethernet-phy@0¢Scrypto@90000!marvell,armada-38x-crypto¢ Ôregs" ¦#cesa0cesa1cesaz0cesaz1¦»rtc@a3800!marvell,armada-380-rtc¢
8 „ Ôrtcrtc-soc"sata@a8000!marvell,armada-380-ahci¢
€ "¦okay[defaultisata-port@0¢Ôsata-port@1¢Ôbm@c8000!marvell,armada-380-neta-bm¢€¬¦
âokaySsata@e0000!marvell,armada-380-ahci¢ "¦okay[defaultisata-port@0¢Ôsata-port@1¢Ôclock@e4250!!marvell,armada-380-corediv-clock¢BPü¦ïnandS thermal@e8078!marvell,armada380-thermal¢@x@pokaynand-controller@d0000"!marvell,armada370-nand-controller¢
T"T¦ disabledsdhci@d8000!marvell,armada-380-sdhciÔsdhcimbusconf-sdio3¢
€
À„T"¦okay[defaulti!!+7audio-controller@e8000A!marvell,armada-380-audio¢€@„‚Ôi2s_regspll_regssoc_ctrl"K¦ #internal disabledusb3@f0000!marvell,armada-380-xhci¢@@@"¦ okayR"usb3@f8000!marvell,armada-380-xhci¢€@À@"¦
okayR#sa-sram0
!mmio-sram¢ ¦› Ssa-sram1
!mmio-sram¢ ¦› Sbm-bppi
!mmio-sram¢›¦
ZokaySspi@10600)!marvell,armada-380-spimarvell,orion-spi¢ðPg"¦okay[defaulti$flash@0!st,m25p128jedec,spi-nor¢rúð€„spi@10680)!marvell,armada-380-spimarvell,orion-spi¢ð€Pg"?¦ disabledpcie!marvell,armada-370-pcieokay“pciŸªÿP›‚ð ‚ð ‚@ð@ ‚€ð€ ‚èà‚èà‚ØЂ¸°pcie@1,0“pci´‚ ¢ÇintxH-@›‚‚ªÿ×`ê%%%%ø
¦okayinterrupt-controller>-S%pcie@2,0“pci´‚ ¢ÇintxH!-@›‚‚ªÿ×`ê&&&&ø
¦okayinterrupt-controller>-S&pcie@3,0“pci´‚@ ¢ÇintxHF-@›‚‚ªÿ×`ê''''ø
¦okayinterrupt-controller>-S'pcie@4,0“pci´‚ € ¢ ÇintxHG-@›‚‚ªÿ×`ê((((ø
¦ disabledinterrupt-controller>-S(gpio-fan !gpio-fanß)¸clocksmainpll!fixed-clocküs;šÊSoscillator!fixed-clocküs}x@S
cpus/marvell,armada-380-smpcpu@0“cpu!arm,cortex-a9¢cpu@1“cpu!arm,cortex-a9¢chosen=serial0:115200n8memory“memory¢€usb2_1_phy!usb-nop-xceivt* S"usb3_phy!usb-nop-xceivt+ S#usb3-vbus!regulator-fixed
Iusb3-vbusXLK@pLK@ˆ›)S+v5-vbus0!regulator-fixedIv5.0-vbus0XLK@pLK@ˆ ›)Sv5-vbus1!regulator-fixedIv5.0-vbus1XLK@pLK@ˆ›,S*pwr-sata0!regulator-fixed
Ipwr_en_sata0X·p·ˆ´›,S-v5-sata0!regulator-fixedIv5.0-sata0XLK@pLK@Æ-Sv12-sata0!regulator-fixedIv12.0-sata0X·p·Æ-pwr-sata1
Ipwr_en_sata1!regulator-fixedX·p·ˆ´›,S.v5-sata1!regulator-fixedIv5.0-sata1XLK@pLK@Æ.Sv12-sata1!regulator-fixedIv12.0-sata1X·p·Æ.pwr-sata2!regulator-fixed
Ipwr_en_sata2ˆ´›,S/v5-sata2!regulator-fixedIv5.0-sata2XLK@pLK@Æ/Sv12-sata2!regulator-fixedIv12.0-sata2X·p·Æ/pwr-sata3!regulator-fixed
Ipwr_en_sata3ˆ´›,S0v5-sata3!regulator-fixedIv5.0-sata3XLK@pLK@Æ0Sv12-sata3!regulator-fixedIv12.0-sata3X·p·Æ0 #address-cells#size-cellsmodelcompatiblegpio0gpio1serial0serial1interrupts-extendedcontrollerinterrupt-parentpcie-mem-aperturepcie-io-aperturerangesregclocksstatuscache-unifiedcache-levelarm,double-linefill-incrarm,double-linefill-wraparm,double-linefillprefetch-datainterrupts#interrupt-cellsinterrupt-controllerphandlepinctrl-namespinctrl-0clock-frequencygpio-controller#gpio-cellsreg-shiftreg-io-widthmarvell,pinsmarvell,functionreg-namesngpiosgpio-ranges#pwm-cells#clock-cells#phy-cellsmsi-controllerclock-namestx-csum-limitphyphy-modebuffer-managerbm,pool-longbm,pool-shortvcc-supplydmacap,memcpydmacap,xordmacap,memsetmarvell,crypto-sramsmarvell,crypto-sram-sizetarget-supplyinternal-memclock-output-namesmrvl,clk-delay-cyclesno-1-8-vbroken-cdwp-invertedbus-width#sound-dai-cellsusb-phyno-memory-wccell-indexspi-max-frequencym25p,fast-readdevice_typemsi-parentbus-rangeassigned-addressesinterrupt-namesinterrupt-map-maskinterrupt-mapmarvell,pcie-portmarvell,pcie-lanegpio-fan,speed-mapenable-methodstdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltenable-active-highgpioregulator-always-onregulator-boot-onvin-supply