Ð þíD‚8L()6:ti,am572x-beagle-x15ti,am5728ti,dra742ti,dra74ti,dra7& 7TI AM5728 BeagleBoard-X15 rev CchosenB=/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0aliases?I/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?N/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?S/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0?X/ocp/interconnect@48000000/segment@0/target-module@7a000/i2c@0?]/ocp/interconnect@48000000/segment@0/target-module@7c000/i2c@0Bb/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0Bj/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0Br/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0Bz/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0B‚/ocp/interconnect@48000000/segment@0/target-module@66000/serial@0BŠ/ocp/interconnect@48000000/segment@0/target-module@68000/serial@0B’/ocp/interconnect@48400000/segment@0/target-module@20000/serial@0Bš/ocp/interconnect@48400000/segment@0/target-module@22000/serial@0B¢/ocp/interconnect@48400000/segment@0/target-module@24000/serial@0Eª/ocp/interconnect@4ae00000/segment@20000/target-module@b000/serial@0X²/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@1X¼/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@2BÆ/ocp/interconnect@4ae00000/segment@30000/target-module@c000/can@0?Í/ocp/interconnect@48400000/segment@0/target-module@80000/can@0"Ô/ocp/target-module@4b300000/spi@0Ù/ocp/ipu@58820000à/ocp/ipu@55020000ç/ocp/dsp@40800000î/ocp/dsp@41000000Fõ/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0/rtc@6fZú/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0/tps659038@58/tps659038_rtc?ÿ/ocp/interconnect@48800000/segment@0/target-module@38000/rtc@0 /connectortimerarm,armv7-timer  disabled0   &interrupt-controller@48211000arm,cortex-a15-gic4@EH!H! H!@ H!`   &Iinterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu4EH(&I cpuscpu@0Qcpuarm,cortex-a15E]qxcpu„“à’¡¬·Iùcpu@1Qcpuarm,cortex-a15E]qxcpu„“à’¡opp-tableoperating-points-v2-ti-cpuÉÐIopp-1000000000Û;šÊâ,  øPŒ0,  øPŒ0ðÿopp-1176000000ÛFVâ³@ ³@³@ ³@ðÿopp-1500000000ÛYh/âv~ðÐv~ðÐðÿocpsimple-pm-bus q À"€€€I l3-noc@44000000ti,dra7-l3-nocEDE - interconnect@4a000000ti,dra7-l4-cfgsimple-pm-bus  q xfckEJJJ Aaplaia0$JJ J I segment@0simple-pm-bus\ @@PP``€€   ``ppàà €€€ € € €       Ð Ð à à@@PP``pp € € €target-module@2000ti,sysc-omap4ti,syscE Arev  scm@0ti,dra7-scm-coresimple-busE   I scm_conf@0sysconsimple-busE Ipbias_regulator@e00ti,pbias-dra7ti,pbias-omapEÉI pbias_mmc_omap5Kpbias_mmc_omap5Zw@r2Z I¤phy-gmii-sel@554ti,dra7xx-phy-gmii-selETŠI¸clocksI clock-dss-deshdcp-0@558•ti,gate-clock¢dss_deshdcp_clkqµEXIclock-ehrpwm0-tbclk-20@558•ti,gate-clock¢ehrpwm0_tbclkqµEXI²clock-ehrpwm1-tbclk-21@558•ti,gate-clock¢ehrpwm1_tbclkqµEXI³clock-ehrpwm2-tbclk-22@558•ti,gate-clock¢ehrpwm2_tbclkqµEXI´clock-sys-32k@6c4• ti,mux-clock ¢sys_32k_ckqµEÄIUpinmux@1400ti,dra7-padconfpinctrl-singleEhÂ4Ñ ï?ÿÿÿIšmmc1-default-pins0 TX\`dhI¥mmc1-sdr12-pins0 TX\`dhImmc1-hs-pins0 T°X°\°`°d°h°I§mmc1-sdr25-pins0 T°X°\°`°d°h°Immc1-sdr50-pins0 T X \ ` d h Immc1-ddr50-pins0 TX\`dhImmc1-sdr104-pins0 TX\`dhImmc2-default-pinsP œ° ¤¨¬Œ”˜I©mmc2-hs-pinsP œ° ¤¨¬Œ”˜Iªmmc2-ddr-3-3v-rev11-pinsP œ° ¤¨¬Œ”˜Immc2-ddr-1-8v-rev11-pinsP œ° ¤¨¬Œ”˜Immc2-ddr-rev20-pinsP œ° ¤¨¬Œ”˜I«mmc2-hs200-pinsP œ° ¤¨¬Œ”˜Immc4-default-pins0 èìðôøüImmc4-hs-pins0 èìðôøüImmc3-default-pins0 |€„ˆŒImmc3-hs-pins0 |€„ˆŒImmc3-sdr12-pins0 |€„ˆŒImmc3-sdr25-pins0 |€„ˆŒImmc3-sdr50-pins0 |€„ˆŒImmc4-sdr12-pins0 èìðôøüImmc4-sdr25-pins0 èìðôøüIscm_conf@1c04sysconE  IÆscm_conf@1c24sysconE$$Iddma-router@b78ti,dra7-dma-crossbarE xü.9ÍFVI™dma-router@c78ti,dra7-dma-crossbarE x|.9ÌFVIµtarget-module@5000ti,sysc-omap4ti,syscEPArev Pcm_core_aon@0ti,dra7-cm-core-aonsimple-busE   I clocksI!clock-atl-clkin0•ti,dra7-atl-clock¢atl_clkin0_ck qI®clock-atl-clkin1•ti,dra7-atl-clock¢atl_clkin1_ck qI¯clock-atl-clkin2•ti,dra7-atl-clock¢atl_clkin2_ck qI°clock-atl-clkin3•ti,dra7-atl-clock¢atl_clkin3_ck qI±clock-hdmi-clkin• fixed-clock¢hdmi_clkin_ckbI5clock-mlb-clkin• fixed-clock ¢mlb_clkin_ckbI”clock-mlbp-clkin• fixed-clock¢mlbp_clkin_ckbI•clock-pciesref-acs• fixed-clock¢pciesref_acs_clk_ckbõáIEclock-ref-clkin0• fixed-clock¢ref_clkin0_ckbI"clock-ref-clkin1• fixed-clock¢ref_clkin1_ckbI#clock-ref-clkin2• fixed-clock¢ref_clkin2_ckbI$clock-ref-clkin3• fixed-clock¢ref_clkin3_ckbI%clock-rmii• fixed-clock ¢rmii_clk_ckbI&clock-sdvenc-clkin• fixed-clock¢sdvenc_clkin_ckbI'clock-secure-32k-clk-src• fixed-clock¢secure_32k_clk_src_ckb€I~clock-sys-clk32-crystal• fixed-clock¢sys_clk32_crystal_ckb€Iclock-sys-clk32-pseudo•fixed-factor-clock¢sys_clk32_pseudo_ckqr}bIclock-virt-12000000• fixed-clock¢virt_12000000_ckb·Ilclock-virt-13000000• fixed-clock¢virt_13000000_ckbÆ]@I(clock-virt-16800000• fixed-clock¢virt_16800000_ckbYInclock-virt-19200000• fixed-clock¢virt_19200000_ckb$øIoclock-virt-20000000• fixed-clock¢virt_20000000_ckb1-Imclock-virt-26000000• fixed-clock¢virt_26000000_ckbŒº€Ipclock-virt-27000000• fixed-clock¢virt_27000000_ckb›üÀIqclock-virt-38400000• fixed-clock¢virt_38400000_ckbIðIrclock-sys-clkin2• fixed-clock ¢sys_clkin2bXˆIsclock-usb-otg-clkin• fixed-clock¢usb_otg_clkin_ckbI{clock-video1-clkin• fixed-clock¢video1_clkin_ckbI?clock-video1-m2-clkin• fixed-clock¢video1_m2_clkin_ckbI4clock-video2-clkin• fixed-clock¢video2_clkin_ckbI@clock-video2-m2-clkin• fixed-clock¢video2_m2_clkin_ckbI3clock@1e0•ti,omap4-dpll-m4xen-clock ¢dpll_abe_ckqEàäìèIclock-dpll-abe-x2•ti,omap4-dpll-x2-clock¢dpll_abe_x2_ckqIclock-dpll-abe-m2x2-8@1f0•ti,divider-clock¢dpll_abe_m2x2_ckq‡’Eð¤»Iclock-abe@108•ti,divider-clock¢abe_clkq‡EÒIuclock-dpll-abe-m2-8@1f0•ti,divider-clock¢dpll_abe_m2_ckq‡’Eð¤»Iwclock-dpll-abe-m3x2-8@1f4•ti,divider-clock¢dpll_abe_m3x2_ckq‡’Eô¤»Iclock@12c ti,clkselE,•clock@23E ti,mux-clock¢dpll_core_byp_muxq•Iclock@120•ti,omap4-dpll-core-clock ¢dpll_core_ckqE $,(Iclock-dpll-core-x2•ti,omap4-dpll-x2-clock¢dpll_core_x2_ckqIclock-dpll-core-h12x2-8@13c•ti,divider-clock¢dpll_core_h12x2_ckq‡?’E<�¤»I clock-mpu-dpll-hs-clk-div•fixed-factor-clock¢mpu_dpll_hs_clk_divq r}I!clock@160•ti,omap5-mpu-dpll-clock ¢dpll_mpu_ckq!E`dlhIclock-dpll-mpu-m2-8@170•ti,divider-clock¢dpll_mpu_m2_ckq‡’Ep¤»I"clock-mpu-dclk-div•fixed-factor-clock ¢mpu_dclk_divq"r}I‚clock-dsp-dpll-hs-clk-div•fixed-factor-clock¢dsp_dpll_hs_clk_divq r}I#clock@240 ti,clkselE@•clock@23E ti,mux-clock¢dpll_dsp_byp_muxq#•I$clock@234•ti,omap4-dpll-clock ¢dpll_dsp_ckq$E48@<�è%ø#ÃFI%clock-dpll-dsp-m2-8@244•ti,divider-clock¢dpll_dsp_m2_ckq%‡’ED¤»è&ø#ÃFI&clock-iva-dpll-hs-clk-div•fixed-factor-clock¢iva_dpll_hs_clk_divq r}I'clock@1ac ti,clkselE¬•clock@23E ti,mux-clock¢dpll_iva_byp_muxq'•I(clock@1a0•ti,omap4-dpll-clock ¢dpll_iva_ckq(E ¤¬¨è)øEp}@I)clock-dpll-iva-m2-8@1b0•ti,divider-clock¢dpll_iva_m2_ckq)‡’E°¤»è*ø%I*clock-iva-dclk•fixed-factor-clock ¢iva_dclkq*r}I„clock@2e4 ti,clkselEä•clock@23E ti,mux-clock¢dpll_gpu_byp_muxq•I+clock@2d8•ti,omap4-dpll-clock ¢dpll_gpu_ckq+EØÜäàè,øLy@I,clock-dpll-gpu-m2-8@2e8•ti,divider-clock¢dpll_gpu_m2_ckq,‡’E褻è-ø_(kI-clock-dpll-core-m2-8@130•ti,divider-clock¢dpll_core_m2_ckq‡’E0¤»I.clock-core-dpll-out-dclk-div•fixed-factor-clock¢core_dpll_out_dclk_divq.r}I†clock@21c ti,clkselE•clock@23E ti,mux-clock¢dpll_ddr_byp_muxq•I/clock@210•ti,omap4-dpll-clock ¢dpll_ddr_ckq/EI0clock-dpll-ddr-m2-8@220•ti,divider-clock¢dpll_ddr_m2_ckq0‡’E ¤»Ixclock@2b4 ti,clkselE´•clock@23E ti,mux-clock¢dpll_gmac_byp_muxq•I1clock@2a8•ti,omap4-dpll-clock ¢dpll_gmac_ckq1E¨¬´°I2clock-dpll-gmac-m2-8@2b8•ti,divider-clock¢dpll_gmac_m2_ckq2‡’E¸¤»Iyclock-video2-dclk-div•fixed-factor-clock¢video2_dclk_divq3r}Iˆclock-video1-dclk-div•fixed-factor-clock¢video1_dclk_divq4r}I‰clock-hdmi-dclk-div•fixed-factor-clock¢hdmi_dclk_divq5r}IŠclock-per-dpll-hs-clk-div•fixed-factor-clock¢per_dpll_hs_clk_divqr}IHclock-usb-dpll-hs-clk-div•fixed-factor-clock¢usb_dpll_hs_clk_divqr}ILclock-eve-dpll-hs-clk-div•fixed-factor-clock¢eve_dpll_hs_clk_divq r}I6clock@290 ti,clkselE•clock@23E ti,mux-clock¢dpll_eve_byp_muxq6•I7clock@284•ti,omap4-dpll-clock ¢dpll_eve_ckq7E„ˆŒI8clock-dpll-eve-m2-8@294•ti,divider-clock¢dpll_eve_m2_ckq8‡’E”¤»I9clock-eve-dclk-div•fixed-factor-clock ¢eve_dclk_divq9r}I“clock-dpll-core-h13x2-8@140•ti,divider-clock¢dpll_core_h13x2_ckq‡?’E@¤»I)clock-dpll-core-h14x2-8@144•ti,divider-clock¢dpll_core_h14x2_ckq‡?’ED¤»IVclock-dpll-core-h22x2-8@154•ti,divider-clock¢dpll_core_h22x2_ckq‡?’ET¤»IBclock-dpll-core-h23x2-8@158•ti,divider-clock¢dpll_core_h23x2_ckq‡?’EX¤»I[clock-dpll-core-h24x2-8@15c•ti,divider-clock¢dpll_core_h24x2_ckq‡?’E\¤»I*clock-dpll-ddr-x2•ti,omap4-dpll-x2-clock¢dpll_ddr_x2_ckq0I:clock-dpll-ddr-h11x2-8@228•ti,divider-clock¢dpll_ddr_h11x2_ckq:‡?’E(¤»I+clock-dpll-dsp-x2•ti,omap4-dpll-x2-clock¢dpll_dsp_x2_ckq%I;clock-dpll-dsp-m3x2-8@248•ti,divider-clock¢dpll_dsp_m3x2_ckq;‡’EH¤»è<�øׄI<�clock-dpll-gmac-x2•ti,omap4-dpll-x2-clock¢dpll_gmac_x2_ckq2I=clock-dpll-gmac-h11x2-8@2c0•ti,divider-clock¢dpll_gmac_h11x2_ckq=‡?’EÀ¤»I>clock-dpll-gmac-h12x2-8@2c4•ti,divider-clock¢dpll_gmac_h12x2_ckq=‡?’EĤ»I,clock-dpll-gmac-h13x2-8@2c8•ti,divider-clock¢dpll_gmac_h13x2_ckq=‡?’EȤ»Iöclock-dpll-gmac-m3x2-8@2bc•ti,divider-clock¢dpll_gmac_m3x2_ckq=‡’E¼¤»Iõclock-gmii-m-clk-div•fixed-factor-clock¢gmii_m_clk_divq>r}I-clock-hdmi-clk2-div•fixed-factor-clock¢hdmi_clk2_divq5r}I.clock-hdmi-div•fixed-factor-clock ¢hdmi_div_clkq5r}I/clock@100 ti,clkselE•clock@4Eti,divider-clock ¢l3_iclk_div‡q Ò•Iclock-l4-root-clk-div•fixed-factor-clock¢l4_root_clk_divqr}Iclock-video1-clk2-div•fixed-factor-clock¢video1_clk2_divq?r}I0clock-video1-div•fixed-factor-clock¢video1_div_clkq?r}I1clock-video2-clk2-div•fixed-factor-clock¢video2_clk2_divq@r}I2clock-video2-div•fixed-factor-clock¢video2_div_clkq@r}I3clock-dummy• fixed-clock ¢dummy_ckbI4clockdomainsI5clock@300 ti,omap4-cm¢mpu_cmE I6clock@20 ti,clkctrl ¢mpu_clkctrlE •I­clock@400 ti,omap4-cm¢dsp1_cmE I7clock@20 ti,clkctrl ¢dsp1_clkctrlE •Ißclock@500 ti,omap4-cm¢ipu_cmE I8clock@20 ti,clkctrl ¢ipu1_clkctrlE • èA BIAclock@50 ti,clkctrl ¢ipu_clkctrlEP4•Iclock@600 ti,omap4-cm¢dsp2_cmE I9clock@20 ti,clkctrl ¢dsp2_clkctrlE •Iìclock@700 ti,omap4-cm¢rtc_cmE` `I:clock@20 ti,clkctrl ¢rtc_clkctrlE (•I¼clock@760 ti,omap4-cm¢vpe_cmE`  ` I;clock@0 ti,clkctrl ¢vpe_clkctrlE •IÃtarget-module@8000ti,sysc-omap4ti,syscE€Arev € cm_core@0ti,dra7-cm-coresimple-busE0 0I<�clocksI=clock@200•ti,omap4-dpll-clock¢dpll_pcie_ref_ckqE ICclock-dpll-pcie-ref-m2ldo-8@210•ti,divider-clock¢dpll_pcie_ref_m2ldo_ckqC‡’E¤»IDclock-apll-pcie-in-clk-mux-7@4ae06118 ti,mux-clock¢apll_pcie_in_clk_muxqDE•EµIFclock@21c•ti,dra7-apll-clock ¢apll_pcie_ckqFCE IGclock-optfclk-pciephy-div-8@4a00821cti,divider-clock¢optfclk_pciephy_divqG•E$µ‡Ifclock-apll-pcie-clkvcoldo•fixed-factor-clock¢apll_pcie_clkvcoldoqGr}I>clock-apll-pcie-clkvcoldo-div•fixed-factor-clock¢apll_pcie_clkvcoldo_divqGr}I?clock-apll-pcie-m2•fixed-factor-clock¢apll_pcie_m2_ckqGr}I}clock@14c ti,clkselEL•clock@23E ti,mux-clock¢dpll_per_byp_muxqH•IIclock@140•ti,omap4-dpll-clock ¢dpll_per_ckqIE@DLHIJclock-dpll-per-m2-8@150•ti,divider-clock¢dpll_per_m2_ckqJ‡’EP¤»IKclock-func-96m-aon-dclk-div•fixed-factor-clock¢func_96m_aon_dclk_divqKr}I‹clock@18c ti,clkselEŒ•clock@23E ti,mux-clock¢dpll_usb_byp_muxqL•IMclock@180•ti,omap4-dpll-j-type-clock ¢dpll_usb_ckqME€„ŒˆINclock-dpll-usb-m2-8@190•ti,divider-clock¢dpll_usb_m2_ckqN‡’E¤»IRclock-dpll-pcie-ref-m2-8@210•ti,divider-clock¢dpll_pcie_ref_m2_ckqC‡’E¤»I|clock-dpll-per-x2•ti,omap4-dpll-x2-clock¢dpll_per_x2_ckqJIOclock-dpll-per-h11x2-8@158•ti,divider-clock¢dpll_per_h11x2_ckqO‡?’EX¤»IPclock-dpll-per-h12x2-8@15c•ti,divider-clock¢dpll_per_h12x2_ckqO‡?’E\¤»I@clock-dpll-per-h13x2-8@160•ti,divider-clock¢dpll_per_h13x2_ckqO‡?’E`¤»IAclock-dpll-per-h14x2-8@164•ti,divider-clock¢dpll_per_h14x2_ckqO‡?’Ed¤»IWclock-dpll-per-m2x2-8@150•ti,divider-clock¢dpll_per_m2x2_ckqO‡’EP¤»IQclock-dpll-usb-clkdcoldo•fixed-factor-clock¢dpll_usb_clkdcoldoqNr}ITclock-func-128m•fixed-factor-clock¢func_128m_clkqPr}IBclock-func-12m-fclk•fixed-factor-clock¢func_12m_fclkqQr}ICclock-func-24m•fixed-factor-clock ¢func_24m_clkqKr}IDclock-func-48m-fclk•fixed-factor-clock¢func_48m_fclkqQr}IEclock-func-96m-fclk•fixed-factor-clock¢func_96m_fclkqQr}IFclock-l3init-60m@104•ti,divider-clock¢l3init_60m_fclkqRE$IGclock-clkout2-8@6b0•ti,gate-clock ¢clkout2_clkqSµE°Iclock-l3init-960m-gfclk-8@6c0•ti,gate-clock¢l3init_960m_gfclkqTµEÀIHclock-usb-phy1-always-on-clk32k-8@640•ti,gate-clock¢usb_phy1_always_on_clk32kqUµE@I`clock-usb-phy2-always-on-clk32k-8@688•ti,gate-clock¢usb_phy2_always_on_clk32kqUµEˆIbclock-usb-phy3-always-on-clk32k-8@698•ti,gate-clock¢usb_phy3_always_on_clk32kqUµE˜Icclock-gpu-core-gclk-mux-24@1220• ti,mux-clock¢gpu_core_gclk_mux qVW-µE èX -IXclock-gpu-hyd-gclk-mux-26@1220• ti,mux-clock¢gpu_hyd_gclk_mux qVW-µE èY -IYclock-l3instr-ts-gclk-div-24@e50•ti,divider-clock¢l3instr_ts_gclk_divqZµEP $ IIclock-vip1-gclk-mux-24@1020• ti,mux-clock¢vip1_gclk_muxq[µE IJclock-vip2-gclk-mux-24@1028• ti,mux-clock¢vip2_gclk_muxq[µE(IKclock-vip3-gclk-mux-24@1030• ti,mux-clock¢vip3_gclk_muxq[µE0ILclockdomainsIMclock-coreaon-clkdmti,clockdomain¢coreaon_clkdmqNINclock@600 ti,omap4-cm ¢coreaon_cmE IOclock@20 ti,clkctrl¢coreaon_clkctrlE •Igclock@700 ti,omap4-cm ¢l3main1_cmE IPclock@20 ti,clkctrl¢l3main1_clkctrlE t•I clock@900 ti,omap4-cm¢ipu2_cmE   IQclock@20 ti,clkctrl ¢ipu2_clkctrlE •IÕclock@a00 ti,omap4-cm¢dma_cmE   IRclock@20 ti,clkctrl ¢dma_clkctrlE •I^clock@b00 ti,omap4-cm¢emif_cmE   ISclock@20 ti,clkctrl ¢emif_clkctrlE •ITclock@c00 ti,omap4-cm¢atl_cmE   IUclock@0 ti,clkctrl ¢atl_clkctrlE•Iclock@d00 ti,omap4-cm ¢l4cfg_cmE   IVclock@20 ti,clkctrl¢l4cfg_clkctrlE „•I clock@e00 ti,omap4-cm ¢l3instr_cmE IWclock@20 ti,clkctrl¢l3instr_clkctrlE •I clock@f00 ti,omap4-cm¢iva_cmE IXclock@20 ti,clkctrl ¢iva_clkctrlE •Iëclock@1000 ti,omap4-cm¢cam_cmE IYclock@20 ti,clkctrl ¢cam_clkctrlE ,•IÁclock@1100 ti,omap4-cm¢dss_cmE IZclock@20 ti,clkctrl ¢dss_clkctrlE •Iæclock@1200 ti,omap4-cm¢gpu_cmE I[clock@20 ti,clkctrl ¢gpu_clkctrlE •Iåclock@1300 ti,omap4-cm ¢l3init_cmE I\clock@20 ti,clkctrl¢l3init_clkctrlE là•I_clock@b0 ti,clkctrl ¢pcie_clkctrlE° •Ieclock@d0 ti,clkctrl ¢gmac_clkctrlEЕI¶clock@1700 ti,omap4-cm ¢l4per_cmE I]clock@28 ti,clkctrl¢l4per_clkctrl(E(d $ð<�@p• è\\ ]I˜clock@1a0 ti,clkctrl¢l4sec_clkctrlE ,•I£clock@c ti,clkctrl¢l4per2_clkctrl@E   Ä8` x$Ð<�•I\clock@14 ti,clkctrl¢l4per3_clkctrlEÈ0•I»target-module@56000ti,sysc-omap2ti,syscE``,`(Arevsyscsyss0#=KY q^xfck `dma-controller@0ti,omap4430-sdmati,omap-sdmaE0  .f 9Itarget-module@5e000ti,sysc  disabled à target-module@80000ti,sysc-omap2ti,syscEArevsyscsyss0 KY q_Àxfck €ocp2scp@0ti,omap-ocp2scp €E phy@4000ti,dra7x-usb2ti,omap-usb2E@sq`_ÐxwkupclkrefclkŠ„aI½phy@5000 ti,dra7x-usb2-phy2ti,omap-usb2EPstqb_ xwkupclkrefclkŠ„aIÀphy@4400 ti,omap-usb3ED€HdL@Aphy_rxphy_txpll_ctrlspqc_ÐxwkupclksysclkrefclkŠI¾target-module@90000ti,sysc-omap2ti,syscE   Arevsyscsyss0 KY q_Èxfck  €ocp2scp@0ti,omap-ocp2scp €E pciephy@4000ti,phy-pipe3-pcieE@€DdAphy_rxphy_txsdd4qCDee e f;xdpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclkŠIÄpciephy@5000ti,phy-pipe3-pcieEP€TdAphy_rxphy_txsd d4qCDee e f;xdpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclkŠ  disabledIÈphy@6000ti,phy-pipe3-sataE`€ddh@Aphy_rxphy_txpll_ctrlstq_hxsysclkrefclkšüŠIitarget-module@a0000ti,sysc  disabled  €target-module@d9000ti,sysc-omap4-srti,syscE 8Asysc0K qgxfck  target-module@dd000ti,sysc-omap4-srti,syscE Ð8Asysc0K qgxfck  Ðtarget-module@e0000ti,sysc  disabled target-module@f4000ti,sysc-omap4ti,syscE@@ Arevsysc0 K q xfck @mailbox@0ti,omap4-mailboxE$‡†ª¶È  disabledI^target-module@f6000ti,sysc-omap2ti,syscE```Arevsyscsyss0 KY q xfck `spinlock@0ti,omap4-hwspinlockEÚI_segment@100000simple-pm-bus¸  00€€  00@@PP``pp€€°°ÀÀÐÐààðð  00@@PP``pp€€ÐÐàà  00@@PP``pp€€  00@@PP``pp€€    °°ÀÀ°°ÀÀÐÐàà  target-module@2000ti,sysc  disabled  target-module@8000ti,sysc  disabled €target-module@40000ti,sysc-omap4ti,syscEü Arevsysc =K h q_hxfck sata@0snps,dwc-ahciE 1èi ísata-phy q_h÷ okayI`target-module@51000ti,sysc  disabled target-module@53000ti,sysc  disabled 0target-module@55000ti,sysc  disabled Ptarget-module@57000ti,sysc  disabled ptarget-module@59000ti,sysc  disabled target-module@5b000ti,sysc  disabled °target-module@5d000ti,sysc  disabled Ðtarget-module@5f000ti,sysc  disabled ðtarget-module@61000ti,sysc  disabled target-module@63000ti,sysc  disabled 0target-module@65000ti,sysc  disabled Ptarget-module@67000ti,sysc  disabled ptarget-module@69000ti,sysc  disabled target-module@6b000ti,sysc  disabled °target-module@6d000ti,sysc  disabled Ðtarget-module@71000ti,sysc  disabled target-module@73000ti,sysc  disabled 0target-module@75000ti,sysc  disabled Ptarget-module@77000ti,sysc  disabled ptarget-module@79000ti,sysc  disabled target-module@7b000ti,sysc  disabled °target-module@7d000ti,sysc  disabled Ðtarget-module@81000ti,sysc  disabled target-module@83000ti,sysc  disabled 0target-module@85000ti,sysc  disabled Ptarget-module@87000ti,sysc  disabled psegment@200000simple-pm-busø€!€!     ° °À ÀÐ Ðà àð ð!! ! 0!0@!@P!P " °"°À!ÀÐ!Ðà!àð!ð""@"@P"P`"`p"pÀ"ÀÐ"Ðà"àð"ð## # 0#0@#@P#P`#`p#p ! °!°target-module@0ti,sysc  disabled target-module@a000ti,sysc  disabled  target-module@c000ti,sysc  disabled Àtarget-module@e000ti,sysc  disabled àtarget-module@10000ti,sysc  disabled target-module@12000ti,sysc  disabled  target-module@14000ti,sysc  disabled @target-module@18000ti,sysc  disabled €target-module@1a000ti,sysc  disabled  target-module@1c000ti,sysc  disabled Àtarget-module@1e000ti,sysc  disabled àtarget-module@20000ti,sysc  disabled target-module@24000ti,sysc  disabled @target-module@26000ti,sysc  disabled `target-module@2a000ti,sysc  disabled  target-module@2c000ti,sysc  disabled Àtarget-module@2e000ti,sysc  disabled àtarget-module@30000ti,sysc  disabled target-module@32000ti,sysc  disabled  target-module@34000ti,sysc  disabled @target-module@36000ti,sysc  disabled `interconnect@4ae00000ti,dra7-l4-wkupsimple-pm-bus j qkxfckEJàJàJà Aaplaia00JàJáJâJãIasegment@0simple-pm-busl`` €€@@PPÀÀÐÐtarget-module@4000ti,sysc-omap2ti,syscE@@ ArevsyscK qk0xfck @counter@0ti,omap-counter32kE@Ibtarget-module@6000ti,sysc-omap4ti,syscE`Arev ` prm@0ti,dra7-prmsimple-busE0  0IcclocksIdclock-sys-clkin1@110• ti,mux-clock ¢sys_clkin1qlmnopqrE¤Iclock@118 ti,clkselE•clock@0E ti,mux-clock¢abe_dpll_sys_clk_muxqs•Itclock-abe-dpll-bypass-clk-mux@114• ti,mux-clock¢abe_dpll_bypass_clk_muxqtUEIclock-abe-dpll-clk-mux@10c• ti,mux-clock¢abe_dpll_clk_muxqtUE Iclock-abe-24m@11c•ti,divider-clock ¢abe_24m_fclkqE$I]clock-aess@178•ti,divider-clock ¢aess_fclkquEx‡Ivclock-abe-giclk-div@174•ti,divider-clock¢abe_giclk_divqvEt‡Ieclock-abe-lp-clk-div@1d8•ti,divider-clock¢abe_lp_clk_divqEØ$ I–clock-abe-sys-clk-div@120•ti,divider-clock¢abe_sys_clk_divqE ‡Ifclock-adc-gfclk-mux@1dc• ti,mux-clock¢adc_gfclk_mux qsUEÜIgclock-sys-clk1-dclk-div@1c8•ti,divider-clock¢sys_clk1_dclk_divq‡@EÈÒIclock-sys-clk2-dclk-div@1cc•ti,divider-clock¢sys_clk2_dclk_divqs‡@EÌÒI€clock-per-abe-x1-dclk-div@1bc•ti,divider-clock¢per_abe_x1_dclk_divqw‡@E¼ÒIclock@18c ti,clkselEŒ•clock@0Eti,divider-clock ¢dsp_gclk_divq&‡@Ò•Iƒclock-gpu-dclk@1a0•ti,divider-clock ¢gpu_dclkq-‡@E ÒI…clock-emif-phy-dclk-div@190•ti,divider-clock¢emif_phy_dclk_divqx‡@EÒI‡clock-gmac-250m-dclk-div@19c•ti,divider-clock¢gmac_250m_dclk_divqy‡@EœÒIzclock-gmac-main•fixed-factor-clock¢gmac_main_clkqzr}I·clock-l3init-480m-dclk-div@1ac•ti,divider-clock¢l3init_480m_dclk_divqR‡@E¬ÒIŒclock-usb-otg-dclk-div@184•ti,divider-clock¢usb_otg_dclk_divq{‡@E„ÒIclock-sata-dclk-div@1c0•ti,divider-clock¢sata_dclk_divq‡@EÀÒIŽclock-pcie2-dclk-div@1b8•ti,divider-clock¢pcie2_dclk_divq|‡@E¸ÒIclock-pcie-dclk-div@1b4•ti,divider-clock¢pcie_dclk_divq}‡@E´ÒIclock-emu-dclk-div@194•ti,divider-clock ¢emu_dclk_divq‡@E”ÒI‘clock-secure-32k-dclk-div@1c4•ti,divider-clock¢secure_32k_dclk_divq~‡@EÄÒI’clock-clkoutmux0-clk-mux@158• ti,mux-clock¢clkoutmux0_clk_muxXq€‚ƒ„…†‡zˆ‰Š‹ŒŽ‘’“EXIhclock-clkoutmux1-clk-mux@15c• ti,mux-clock¢clkoutmux1_clk_muxXq€‚ƒ„…†‡zˆ‰Š‹ŒŽ‘’“E\Iiclock-clkoutmux2-clk-mux@160• ti,mux-clock¢clkoutmux2_clk_muxXq€‚ƒ„…†‡zˆ‰Š‹ŒŽ‘’“E`ISclock-custefuse-sys-gfclk-div•fixed-factor-clock¢custefuse_sys_gfclk_divqr}Ijclock-eve@180• ti,mux-clock¢eve_clkq9<�E€Ikclock-hdmi-dpll-clk-mux@164• ti,mux-clock¢hdmi_dpll_clk_muxqsEdIlclock-mlb@134•ti,divider-clock¢mlb_clkq”‡@E4ÒImclock-mlbp@130•ti,divider-clock ¢mlbp_clkq•‡@E0ÒInclock-per-abe-x1-gfclk2-div@138•ti,divider-clock¢per_abe_x1_gfclk2_divqw‡@E8ÒIoclock-timer-sys-clk-div@144•ti,divider-clock¢timer_sys_clk_divqED‡I›clock-video1-dpll-clk-mux@168• ti,mux-clock¢video1_dpll_clk_muxqsEhIpclock-video2-dpll-clk-mux@16c• ti,mux-clock¢video2_dpll_clk_muxqsElIqclock-wkupaon-iclk-mux@108• ti,mux-clock¢wkupaon_iclk_muxq–EIZclockdomainsIrclock@1800 ti,omap4-cm ¢wkupaon_cmE Isclock@20 ti,clkctrl¢wkupaon_clkctrlE l•Ikprm@300"ti,dra7-prm-instti,omap-prm-instE I¬prm@400"ti,dra7-prm-instti,omap-prm-instE IÞprm@500"ti,dra7-prm-instti,omap-prm-instE IÍprm@628"ti,dra7-prm-instti,omap-prm-instE(Ø I prm@700"ti,dra7-prm-instti,omap-prm-instE Iprm@f00"ti,dra7-prm-instti,omap-prm-instE Iêprm@1000"ti,dra7-prm-instti,omap-prm-instE Itprm@1100"ti,dra7-prm-instti,omap-prm-instE Iuprm@1200"ti,dra7-prm-instti,omap-prm-instE Ivprm@1300"ti,dra7-prm-instti,omap-prm-instE Ihprm@1400"ti,dra7-prm-instti,omap-prm-instE I—prm@1600"ti,dra7-prm-instti,omap-prm-instE Iwprm@1724"ti,dra7-prm-instti,omap-prm-instE$ Ijprm@1b00"ti,dra7-prm-instti,omap-prm-instE@ Iíprm@1b40"ti,dra7-prm-instti,omap-prm-instE@@ Ixprm@1b80"ti,dra7-prm-instti,omap-prm-instE€@ Iyprm@1bc0"ti,dra7-prm-instti,omap-prm-instEÀ@ Izprm@1c00"ti,dra7-prm-instti,omap-prm-instE` I{prm@1c60"ti,dra7-prm-instti,omap-prm-instE`  I|prm@1c80"ti,dra7-prm-instti,omap-prm-instE€€ IÂtarget-module@c000ti,sysc-omap4ti,syscEÀArev Àscm_conf@0sysconEIsegment@10000simple-pm-bus`@@PP€€ÀÀÐÐtarget-module@0ti,sysc-omap2ti,syscEArevsyscsyss0KYqkk xfckdbclk gpio@0ti,omap4-gpioE *:4Ižtarget-module@4000ti,sysc-omap2ti,syscE@@@Arevsyscsyss0"KY qkxfck @wdt@0 ti,omap3-wdtE€ KI}target-module@8000ti,sysc-omap4-timerti,syscE€€ Arevsysc0K qk xfck €FZI~timer@0ti,omap5430-timerE€ qk xfck  e èk  UItarget-module@c000ti,sysc  disabled Àsegment@20000simple-pm-bus¨``    00pp€€ˆˆŠŠ°°ÀÀððtarget-module@0ti,sysc-omap4-timerti,syscE Arevsysc0K qk(xfck timer@0ti,omap5430-timerE€ ZetI€target-module@2000ti,sysc  disabled  target-module@6000ti,sysc  disabledH`p €(ˆ*Š0target-module@b000ti,sysc-omap2ti,syscE°P°T°XArevsyscsyss0KY qk`xfck °serial@0ti,dra742-uartE ÝbÜl  disabledItarget-module@f000ti,sysc  disabled ðsegment@30000simple-pm-busœÀÀ àà  00@@PP``pp€€  target-module@1000ti,sysc  disabled target-module@3000ti,sysc  disabled 0target-module@5000ti,sysc  disabled Ptarget-module@7000ti,sysc  disabled ptarget-module@9000ti,sysc  disabled target-module@c000ti,sysc-omap4ti,syscEÀ Arev qkhxfck À can@0ti,dra7-d_canE  „X Þ qkh  disabledI‚interconnect@48000000ti,dra7-l4-per1simple-pm-bus — q˜˜xfck0EHHHHHHAaplaia0ia1ia2ia3H H Iƒsegment@0simple-pm-busü  00@@PP``ppààððPP``pp€€  °°ÀÀÐÐàà  °°ÀÀÐÐààðð  0000@@  0 0€€``pp€€   € €       ° ° À À РЀ€  @ @ ` ` € €@ À À Ð Ð à à``pp @ @ P P € €       ° °    P P ` `  0 0 P P  °°ÀÀÐÐtarget-module@20000ti,sysc-omap2ti,syscEPTXArevsyscsyss0KY q˜(xfck serial@0ti,dra742-uartE EbÜl okay“™5™6˜txrx-EšøI„target-module@32000ti,sysc-omap4-timerti,syscE   Arevsysc0K q˜xfck  timer@0ti,omap5430-timerE€q˜›xfcktimer_sys_ck !I…target-module@34000ti,sysc-omap4-timerti,syscE@@ Arevsysc0K q˜xfck @I†timer@0ti,omap5430-timerE€q˜›xfcktimer_sys_ck "IØtarget-module@36000ti,sysc-omap4-timerti,syscE`` Arevsysc0K q˜ xfck `I‡timer@0ti,omap5430-timerE€q˜ ›xfcktimer_sys_ck #IÙtarget-module@3e000ti,sysc-omap4-timerti,syscEàà Arevsysc0K q˜(xfck àtimer@0ti,omap5430-timerE€q˜(›xfcktimer_sys_ck (IÚtarget-module@51000ti,sysc-omap2ti,syscEArevsyscsyss0KYq˜è˜è xfckdbclk F¢Iˆgpio@0ti,omap4-gpioE *:4I¡target-module@53000ti,sysc-omap2ti,syscE001Arevsyscsyss0KYq˜ð˜ð xfckdbclk 0gpio@0ti,omap4-gpioE t*:4I‰target-module@55000ti,sysc-omap2ti,syscEPPQArevsyscsyss0KYq˜8˜8 xfckdbclk PIŠgpio@0ti,omap4-gpioE *:4IÇtarget-module@57000ti,sysc-omap2ti,syscEppqArevsyscsyss0KYq˜@˜@ xfckdbclk pI‹gpio@0ti,omap4-gpioE *:4IŒtarget-module@59000ti,sysc-omap2ti,syscE‘Arevsyscsyss0KYq˜H˜H xfckdbclk gpio@0ti,omap4-gpioE *:4I target-module@5b000ti,sysc-omap2ti,syscE°°±Arevsyscsyss0KYq˜P˜P xfckdbclk °gpio@0ti,omap4-gpioE *:4Itarget-module@5d000ti,sysc-omap2ti,syscEÐÐÑArevsyscsyss0KYq˜X˜X xfckdbclk Ðgpio@0ti,omap4-gpioE *:4I¦target-module@60000ti,sysc-omap2ti,syscEArevsyscsyss0KY q˜ˆxfck i2c@0 ti,omap4-i2cE 8 okayb€IŽrtc@6fmicrochip,mcp7941xEo-š$ µirqwakeupÅœÐItarget-module@66000ti,sysc-omap2ti,syscE`P`T`XArevsyscsyss0KY q˜Hxfck `serial@0ti,dra742-uartE dbÜl  disabled“™?™@˜txrxItarget-module@68000ti,sysc-omap2ti,syscE€P€T€XArevsyscsyss0KY q0xfck €serial@0ti,dra742-uartE ebÜl  disabled“™O™P˜txrxI‘target-module@6a000ti,sysc-omap2ti,syscE P T XArevsyscsyss0KY q˜xfck  serial@0ti,dra742-uartE-CbÜl  disabled“™1™2˜txrxI’target-module@6c000ti,sysc-omap2ti,syscEÀPÀTÀXArevsyscsyss0KY q˜ xfck Àserial@0ti,dra742-uartE DbÜl  disabled“™3™4˜txrxI“target-module@6e000ti,sysc-omap2ti,syscEàPàTàXArevsyscsyss0KY q˜0xfck àserial@0ti,dra742-uartE AbÜl  disabled“™7™8˜txrxI”target-module@70000ti,sysc-omap2ti,syscEArevsyscsyss0KY q˜xxfck i2c@0 ti,omap4-i2cE 3 okayb€I•tps659038@58 ti,tps659038EX&ž4ÞùIŸtps659038_pmicti,tps659038-pmicregulatorssmps12Ksmps12Z øPrÐ*Ismps3Ksmps3Z™pr™p*Ismps45Ksmps45Z øPrÐ*I–smps6Ksmps6Z øPrŒ0*I—smps8Ksmps8Zw@rw@*I˜ldo1Kldo1Zw@r2Z *I¨ldo2Kldo2Z2Z r2Z *I™ldo3Kldo3Zw@rw@*Išldo4Kldo4Zw@rw@*Ièldo9Kldo9Zr*I›ldolnKldolnZw@rw@*IçldousbKldousbZ2Z r2Z *Iaregen1Kregen1*Iÿtps659038_rtcti,palmas-rtc&ŸÐIœtps659038_pwr_buttonti,palmas-pwrbutton&ŸÐ<� Itps659038_gpioti,palmas-gpio*:Itps659038_usbti,palmas-usb-vidY r I¿tmp102@48 ti,tmp102EH&¡|Iütlv320aic3104@18’ti,tlv320aic3104EèS € okay£(±œ½œÊœ×¢Ieeprom@50 atmel,24c32EPIžtarget-module@72000ti,sysc-omap2ti,syscE   Arevsyscsyss0KY q˜€xfck  i2c@0 ti,omap4-i2cE 4  disabledIŸtarget-module@78000ti,sysc-omap2ti,syscE€€€Arevsyscsyss0KY q˜0xfck €elm@0ti,am3352-elmEÀ   disabledI target-module@7a000ti,sysc-omap2ti,syscE   Arevsyscsyss0KY q˜xfck  i2c@0 ti,omap4-i2cE 9  disabledI¡target-module@7c000ti,sysc-omap2ti,syscEÀÀÀArevsyscsyss0KY q(xfck Ài2c@0 ti,omap4-i2cE 7  disabledI¢target-module@86000ti,sysc-omap4-timerti,syscE`` Arevsysc0K q˜xfck `timer@0ti,omap5430-timerE€q˜›xfcktimer_sys_ck )Iâtarget-module@88000ti,sysc-omap4-timerti,syscE€€ Arevsysc0K q˜xfck €timer@0ti,omap5430-timerE€q˜›xfcktimer_sys_ck *IÐtarget-module@90000ti,sysc-omap2ti,syscE à ä Arevsysc0K q£ xfck  rng@0 ti,omap4-rngE  /qxfckI£target-module@98000ti,sysc-omap4ti,syscE € € Arevsysc0K q˜Èxfck  €spi@0ti,omap4-mcspiE <�ã@“™#™$™%™&™'™(™)™* ˜tx0rx0tx1rx1tx2rx2tx3rx3  disabledI¤target-module@9a000ti,sysc-omap4ti,syscE     Arevsysc0K q˜Ðxfck   spi@0ti,omap4-mcspiE =ã “™+™,™-™.˜tx0rx0tx1rx1  disabledI¥target-module@9c000ti,sysc-omap4ti,syscE À À Arevsysc0=K q_xfck  Àmmc@0ti,dra7-sdhciE N okayñ¤þ q°  &defaulths4¥> H¦QZ§dœp¨I¦target-module@a2000ti,sysc  disabled  target-module@a4000ti,sysc  disabled @ Ptarget-module@a5000ti,sysc-omap2ti,syscE P0 P4 P8Arevsyscsyss0KY q£xfck  PI§des@0 ti,omap4-desE  M“™u™t˜txrxqxfckI¨target-module@a8000ti,sysc  disabled  €@target-module@ad000ti,sysc-omap4ti,syscE Ð Ð Arevsysc0=K q˜øxfck  Ðmmc@0ti,dra7-sdhciE Y  disabledþА}@I©target-module@b2000ti,sysc-omap2ti,syscE   Arevsyscsyss0YF q˜`xfck  1w@0 ti,omap3-1wE 5Iªtarget-module@b4000ti,sysc-omap4ti,syscE @ @ Arevsysc0=K q_xfck  @mmc@0ti,dra7-sdhciE Q okayþ q°} &defaulthsddr_3_3v4©dœpœ>œQZªª«I«target-module@b8000ti,sysc-omap4ti,syscE € € Arevsysc0K q˜Øxfck  €spi@0ti,omap4-mcspiE Vã“™™˜tx0rx0  disabledI¬target-module@ba000ti,sysc-omap4ti,syscE     Arevsysc0K q˜àxfck   spi@0ti,omap4-mcspiE +ã“™F™G˜tx0rx0  disabledI­target-module@d1000ti,sysc-omap4ti,syscE   Arevsysc0=K q˜xfck  mmc@0ti,dra7-sdhciE [  disabledþ q°}@I®target-module@d5000ti,sysc  disabled  Psegment@200000simple-pm-bustarget-module@48210000ti,sysc-omap4-simpleti,sysc ¬ q­xfck H!mpu ti,omap5-mpuinterconnect@48400000ti,dra7-l4-per2simple-pm-bus — q\xfck(EH@H@H@H@H@Aaplaia0ia1ia2lH@@E€E€@EÀEÀ@FF@HC`HC`@HC HC @HDÀHDÀ@HEHE@HE@HE@@I¯segment@0simple-pm-busT@@@€€ÀÀÐÐ   @@ ``€€   ÀÀ àà``pp     °°ÀÀÐÐààðð  00     °°@@ ``€€   @@PPÀÀ ààÀÀÐÐ  00@@PP``pp€€€€   °°ÀÀÐÐààE€E€@EÀEÀ@FF@HC`HC`@HC HC @HDÀHDÀ@HEHE@HE@HE@@target-module@20000ti,sysc-omap2ti,syscEPTXArevsyscsyss0KY q\Äxfck serial@0ti,dra742-uartE ÚbÜl  disabledI°target-module@22000ti,sysc-omap2ti,syscE P T XArevsyscsyss0KY q\Ôxfck  serial@0ti,dra742-uartE ÛbÜl  disabledI±target-module@24000ti,sysc-omap2ti,syscE@P@T@XArevsyscsyss0KY q\Üxfck @serial@0ti,dra742-uartE ÜbÜl  disabledI²target-module@2c000ti,sysc  disabled Àtarget-module@36000ti,sysc  disabled `target-module@3a000ti,sysc  disabled  target-module@3c000ti,sysc-omap4ti,syscEÀArev qxfck À  disabledI³atl@0 ti,dra7-atlEÿ´®¯°± qxfck  disabledI´target-module@3e000ti,sysc-omap4ti,syscEàà Arevsysc0 K q\¸xfck àepwmss@0 ti,dra746-pwmssti,am33xx-pwmssE0  disabled Iµpwm@100ti,dra746-ecapti,am3352-ecapÇE€qxfck  disabledI¶pwm@200"ti,dra746-ehrpwmti,am3352-ehrpwmÇE€q² xtbclkfck  disabledI·target-module@40000ti,sysc-omap4ti,syscE Arevsysc0 K q\„xfck epwmss@0 ti,dra746-pwmssti,am33xx-pwmssE0  disabled I¸pwm@100ti,dra746-ecapti,am3352-ecapÇE€qxfck  disabledI¹pwm@200"ti,dra746-ehrpwmti,am3352-ehrpwmÇE€q³ xtbclkfck  disabledIºtarget-module@42000ti,sysc-omap4ti,syscE   Arevsysc0 K q\Œxfck  epwmss@0 ti,dra746-pwmssti,am33xx-pwmssE0  disabled I»pwm@100ti,dra746-ecapti,am3352-ecapÇE€qxfck  disabledI¼pwm@200"ti,dra746-ehrpwmti,am3352-ehrpwmÇE€q´ xtbclkfck  disabledI½target-module@46000ti,sysc  disabled `target-module@48000ti,sysc  disabled €target-module@4a000ti,sysc  disabled  target-module@4c000ti,sysc  disabled Àtarget-module@50000ti,sysc  disabled target-module@54000ti,sysc  disabled @target-module@58000ti,sysc  disabled € target-module@5b000ti,sysc  disabled °target-module@5d000ti,sysc  disabled Ðtarget-module@60000ti,sysc-dra7-mcaspti,syscE Arevsysc K$qxfckahclkxahclkr E€E€@mcasp@0ti,dra7-mcasp-audioE E€Ampudathgµtxrx“µµ€˜txrx$qxfckahclkxahclkr  disabledI¾target-module@64000ti,sysc-dra7-mcaspti,syscE@@ Arevsysc K$q\T\T\Txfckahclkxahclkr@ EÀEÀ@mcasp@0ti,dra7-mcasp-audioE EÀAmpudat•”µtxrx“µƒµ‚˜txrx$q\T\Txfckahclkxahclkr  disabledI¿target-module@68000ti,sysc-dra7-mcaspti,syscE€€ Arevsysc Kq\\\\ xfckahclkx€ FF@mcasp@0ti,dra7-mcasp-audioE FAmpudat—–µtxrx“µ…µ„˜txrxq\\\\ xfckahclkx okay’ è\\ sÒÚäï ú Itarget-module@6c000ti,sysc-dra7-mcaspti,syscEÀÀ Arevsysc Kq\Œ\Œ xfckahclkxÀ HC`HC`@mcasp@0ti,dra7-mcasp-audioE HC`Ampudat™˜µtxrx“µ‡µ†˜txrxq\Œ\Œ xfckahclkx  disabledIÀtarget-module@70000ti,sysc-dra7-mcaspti,syscE Arevsysc Kq\l\l xfckahclkx HC HC @mcasp@0ti,dra7-mcasp-audioE HC Ampudat›šµtxrx“µ‰µˆ˜txrxq\l\l xfckahclkx  disabledIÁtarget-module@74000ti,sysc-dra7-mcaspti,syscE@@ Arevsysc Kq\ø\ø xfckahclkx@ HDÀHDÀ@mcasp@0ti,dra7-mcasp-audioE HDÀAmpudatœµtxrx“µ‹µŠ˜txrxq\ø\ø xfckahclkx  disabledIÂtarget-module@78000ti,sysc-dra7-mcaspti,syscE€€ Arevsysc Kq\ü\ü xfckahclkx€ HEHE@mcasp@0ti,dra7-mcasp-audioE HEAmpudatŸžµtxrx“µµŒ˜txrxq\ü\ü xfckahclkx  disabledIÃtarget-module@7c000ti,sysc-dra7-mcaspti,syscEÀÀ Arevsysc Kq\„\„ xfckahclkxÀ HE@HE@@mcasp@0ti,dra7-mcasp-audioE HE@Ampudat¡ µtxrx“µµŽ˜txrxq\„\„ xfckahclkx  disabledIÄtarget-module@80000ti,sysc-omap4ti,syscE Arev q\äxfck  can@0ti,dra7-d_canE  „X áq  disabledIÅtarget-module@84000ti,sysc-omap4-simpleti,syscERRRArevsyscsyss0=KY q¶xfck @@Zswitch@0#ti,dra7-cpsw-switchti,cpsw-switchE@ @q·xfckÉ okay0NOPQµrx_threshrxtxmiscIÆethernet-portsport@1Eport1 踹 "rgmii-rxid+IÇport@2Eport2 踺 "rgmii-rxid+IÈmdio@1000ti,cpsw-mdioti,davinci_mdioq·xfck=B@EIÉethernet-phy@1EI¹ethernet-phy@2EIºcpts q¶xcptsinterconnect@48800000ti,dra7-l4-per3simple-pm-bus — q»xfck(EH€H€H€H€H€Aaplaia0ia1ia2 H€ IÊsegment@0simple-pm-busŒ  00@@PP``pp€€  °°ÀÀÐÐààðð€€ÀÀÐР °°ÀÀÐÐààðð  00@@PP``pp€€  °°ÀÀÐÐààðð  00@@PP``pp€€  °°@@PPààðð  00``pp @@PP   °°ÀÀÐÐààðð 00target-module@2000ti,sysc-omap4ti,syscE   Arevsysc0 K q €xfck  mailbox@0ti,omap4-mailboxE0{|}~ª¶È   disabledIËtarget-module@4000ti,sysc  disabled @target-module@a000ti,sysc  disabled  target-module@10000ti,sysc  disabled target-module@16000ti,sysc  disabled `target-module@1c000ti,sysc  disabled Àtarget-module@1e000ti,sysc  disabled àtarget-module@20000ti,sysc-omap4-timerti,syscE Arevsysc0K qxfck timer@0ti,omap5430-timerE€q›xfcktimer_sys_ck $Iátarget-module@22000ti,sysc-omap4-timerti,syscE   Arevsysc0K qxfck  timer@0ti,omap5430-timerE€q›xfcktimer_sys_ck %Iòtarget-module@24000ti,sysc-omap4-timerti,syscE@@ Arevsysc0K qxfck @timer@0ti,omap5430-timerE€q›xfcktimer_sys_ck &IÑtarget-module@26000ti,sysc-omap4-timerti,syscE`` Arevsysc0K q xfck `timer@0ti,omap5430-timerE€q ›xfcktimer_sys_ck 'IÒtarget-module@28000ti,sysc-omap4-timerti,syscE€€ Arevsysc0K q»´xfck €timer@0ti,omap5430-timerE€q»´›xfcktimer_sys_ck SFIótarget-module@2a000ti,sysc-omap4-timerti,syscE   Arevsysc0K q»¼xfck  timer@0ti,omap5430-timerE€q»¼›xfcktimer_sys_ck TFIÌtarget-module@2c000ti,sysc-omap4-timerti,syscEÀÀ Arevsysc0K q»Äxfck ÀFZIÍtimer@0ti,omap5430-timerE€q»Ä›xfcktimer_sys_ck UF è»Ä ›IÎtarget-module@2e000ti,sysc-omap4-timerti,syscEàà Arevsysc0K q»xfck àFZIÏtimer@0ti,omap5430-timerE€q»›xfcktimer_sys_ck VF è» ›IÐtarget-module@38000ti,sysc-omap4-simpleti,syscE€t€x ArevsyscK q¼$xfck €IÑrtc@0ti,am3352-rtcEÙÙqUIÒtarget-module@3a000ti,sysc-omap4ti,syscE   Arevsysc0 K q (xfck  mailbox@0ti,omap4-mailboxE0íîïðª¶È   disabledIÓtarget-module@3c000ti,sysc-omap4ti,syscEÀÀ Arevsysc0 K q 0xfck Àmailbox@0ti,omap4-mailboxE0ñòóôª¶È   disabledIÔtarget-module@3e000ti,sysc-omap4ti,syscEàà Arevsysc0 K q 8xfck àmailbox@0ti,omap4-mailboxE0õö÷øª¶È   disabledIÕtarget-module@40000ti,sysc-omap4ti,syscE Arevsysc0 K q @xfck mailbox@0ti,omap4-mailboxE0ùúûüª¶È  okayIÎmbox-ipu1-ipc3x S ^ okayIÏmbox-dsp1-ipc3x S ^ okayIàtarget-module@42000ti,sysc-omap4ti,syscE   Arevsysc0 K q Hxfck  mailbox@0ti,omap4-mailboxE0ýþÿª¶È  okayIÖmbox-ipu2-ipc3x S ^ okayI×mbox-dsp2-ipc3x S ^ okayIñtarget-module@44000ti,sysc-omap4ti,syscE@@ Arevsysc0 K q Pxfck @mailbox@0ti,omap4-mailboxE0ª¶È   disabledIÖtarget-module@46000ti,sysc-omap4ti,syscE`` Arevsysc0 K q Xxfck `mailbox@0ti,omap4-mailboxE0ª¶È   disabledI×target-module@48000ti,sysc  disabled €target-module@4a000ti,sysc  disabled  target-module@4c000ti,sysc  disabled Àtarget-module@4e000ti,sysc  disabled àtarget-module@50000ti,sysc  disabled target-module@52000ti,sysc  disabled  target-module@54000ti,sysc  disabled @target-module@56000ti,sysc  disabled `target-module@58000ti,sysc  disabled €target-module@5a000ti,sysc  disabled  target-module@5c000ti,sysc  disabled Àtarget-module@5e000ti,sysc-omap4ti,syscEàà Arevsysc0 K q `xfck àmailbox@0ti,omap4-mailboxE0    ª¶È   disabledIØtarget-module@60000ti,sysc-omap4ti,syscE Arevsysc0 K q hxfck mailbox@0ti,omap4-mailboxE0 ª¶È   disabledIÙtarget-module@62000ti,sysc-omap4ti,syscE   Arevsysc0 K q pxfck  mailbox@0ti,omap4-mailboxE0ª¶È   disabledIÚtarget-module@64000ti,sysc-omap4ti,syscE@@ Arevsysc0 K q xxfck @mailbox@0ti,omap4-mailboxE0ª¶È   disabledIÛtarget-module@80000ti,sysc-omap4ti,syscE Arevsysc0=K q_Ðxfck omap_dwc3_1@0ti,dwc3E Hi IÜusb@10000 snps,dwc3Ep$GGHµperipheralhostotgè½¾íusb2-phyusb3-phy ssuper-speedhost‰¢IÝtarget-module@c0000ti,sysc-omap4ti,syscE   Arevsysc0=K q_ xfck  omap_dwc3_2@0ti,dwc3E Wi »¿IÞusb@10000 snps,dwc3Ep$IIWµperipheralhostotgèÀ íusb2-phy shigh-speed peripheral‰¢ÂIßtarget-module@100000ti,sysc-omap4ti,syscE Arevsysc0=K q_(xfck   disabledIàomap_dwc3_3@0ti,dwc3E Xi   disabledIáusb@10000 snps,dwc3Ep$XXXµperipheralhostotg shigh-speedotg‰¢Iâtarget-module@170000ti,sysc-omap4ti,syscEAsysc = K qÁxfck   disabledtarget-module@190000ti,sysc-omap4ti,syscEAsysc = K qÁxfck   disabledtarget-module@1b0000ti,sysc-omap4ti,syscE Arevsysc = K qÁxfck   disabledtarget-module@1d0010ti,sysc-omap4ti,syscEAsysc= K  qÃxfck vpe@0 ti,dra7-vpe E €WÐAvpe_topsccscvpdma bIãtarget-module@140000ti,sysc-omap4ti,syscE Arevsysc0=K q_0xfck   disabledIäomap_dwc3_4@0ti,dwc3E Zi  disabledIåusb@10000 snps,dwc3Ep$YYZµperipheralhostotg shigh-speedotgIætarget-module@51000000ti,sysc-omap4ti,sysc hßhærstctrl$qee e xfckphy-clkphy-clk-divQQ0 "Içpcie@51000000EQ Q L  Arc_dbicsti_confconfigèéQpci0 0‚ 0 0þÐòÿ4ü èÄ ípcie-phy0 d *` =ÅÅÅÅ KÆ okayti,dra746-pcie-rcti,dra7-pcie KÇIèinterrupt-controller4IÅpcie_ep@51000000 EQ(Q LQ( &Aep_dbicsti_confep_dbics2addr_space èü f uèÄ ípcie-phy0 KÆ d  disabled"ti,dra746-pcie-epti,dra7-pcie-epIétarget-module@51800000ti,sysc-omap4ti,sysc$qee e xfckphy-clkphy-clk-div hßhærstctrlQ€Q€000"  disabledIêpcie@51800000EQ€ Q€ L0 Arc_dbicsti_confconfigcdQpci000‚0000þÐòÿ4ü èÈ ípcie-phy0 *` =ÉÉÉÉ KÆti,dra746-pcie-rcti,dra7-pcieIëinterrupt-controller4IÉocmcram@40300000 mmio-sramE@0 @0Iìsram-hs@0ti,secure-ramEocmcram@40400000  disabled mmio-sramE@@ @@Iíocmcram@40500000  disabled mmio-sramE@P @PIîbandgap@4a0021e00EJ!à J#, J#€,J#À/interrupt-controller@48211000 B/interrupt-controller@48281000 L/cpus/cpu@0 Q/opp-table `/ocp d/ocp/interconnect@4a000000> k/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0I o/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0] x/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/pbias_regulator@e00m ˆ/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5Z –/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/phy-gmii-sel@554P £/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocksh ³/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-dss-deshdcp-0@558k Ã/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-ehrpwm0-tbclk-20@558k Ñ/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-ehrpwm1-tbclk-21@558k ß/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-ehrpwm2-tbclk-22@558b í/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@0/clocks/clock-sys-32k@6c4J ø/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400\/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-default-pinsZ/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-sdr12-pinsW(/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-hs-pinsZ5/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-sdr25-pinsZE/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-sdr50-pinsZU/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-ddr50-pins[e/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc1-sdr104-pins\v/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-default-pinsWˆ/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-hs-pinsc•/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-ddr-3-3v-rev11-pinsc®/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-ddr-1-8v-rev11-pins^Ç/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-ddr-rev20-pinsZÛ/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc2-hs200-pins\ë/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc4-default-pinsWý/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc4-hs-pins\ /ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-default-pinsW/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-hs-pinsZ)/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-sdr12-pinsZ9/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-sdr25-pinsZI/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc3-sdr50-pinsZY/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc4-sdr12-pinsZi/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/pinmux@1400/mmc4-sdr25-pinsLy/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@1c04Lƒ/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/scm_conf@1c24M‘/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/dma-router@b78M›/ocp/interconnect@4a000000/segment@0/target-module@2000/scm@0/dma-router@c78F¥/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0M±/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks^Ä/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-atl-clkin0^Ò/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-atl-clkin1^à/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-atl-clkin2^î/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-atl-clkin3^ü/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-hdmi-clkin] /ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-mlb-clkin^/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-mlbp-clkin`%/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-pciesref-acs^9/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-ref-clkin0^G/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-ref-clkin1^U/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-ref-clkin2^c/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-ref-clkin3Xq/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-rmii`}/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-sdvenc-clkinf/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-secure-32k-clk-srce£/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-sys-clk32-crystald¸/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-sys-clk32-pseudoaÌ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-12000000aÝ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-13000000aî/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-16800000aÿ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-19200000a/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-20000000a!/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-26000000a2/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-27000000aC/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-virt-38400000^T/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-sys-clkin2a_/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-usb-otg-clkin`p/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-clkinc€/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-m2-clkin`“/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-clkinc£/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-m2-clkinW¶/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@1e0_Â/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-abe-x2gÑ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-abe-m2x2-8@1f0[â/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-abe@108eê/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-abe-m2-8@1f0gù/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-abe-m3x2-8@1f4` /ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@12c/clock@23W/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@120`)/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-x2i9/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h12x2-8@13cgL/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-mpu-dpll-hs-clk-divW`/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@160el/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-mpu-m2-8@170`{/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-mpu-dclk-divgˆ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dsp-dpll-hs-clk-div`œ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@240/clock@23W­/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@234e¹/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-dsp-m2-8@244gÈ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-iva-dpll-hs-clk-div`Ü/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@1ac/clock@23Wí/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@1a0eù/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-iva-m2-8@1b0\/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-iva-dclk`/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@2e4/clock@23W"/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@2d8e./ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gpu-m2-8@2e8f=/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-m2-8@130jM/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-core-dpll-out-dclk-div`d/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@21c/clock@23Wu/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@210e/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-ddr-m2-8@220`/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@2b4/clock@23W¢/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@2a8f¯/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-m2-8@2b8c¿/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-dclk-divcÏ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-dclk-divaß/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-hdmi-dclk-divgí/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-per-dpll-hs-clk-divg/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-usb-dpll-hs-clk-divg/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-eve-dpll-hs-clk-div`)/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@290/clock@23W:/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@284eF/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-eve-m2-8@294`U/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-eve-dclk-divib/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h13x2-8@140iu/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h14x2-8@144iˆ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h22x2-8@154i›/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h23x2-8@158i®/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-core-h24x2-8@15c_Á/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-ddr-x2hÐ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-ddr-h11x2-8@228_â/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-dsp-x2gñ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-dsp-m3x2-8@248`/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-x2i/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-h11x2-8@2c0i%/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-h12x2-8@2c4i8/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-h13x2-8@2c8hK/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dpll-gmac-m3x2-8@2bcb]/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-gmii-m-clk-dival/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-hdmi-clk2-div\z/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-hdmi-div_‡/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock@100/clock@4c“/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-l4-root-clk-divc£/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-clk2-div^³/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video1-divcÂ/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-clk2-div^Ò/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-video2-divYá/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/clock-dummySê/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clockdomainsP/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@300Y /ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@300/clock@20P/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@400Y/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@400/clock@20P+/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@500Y2/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@500/clock@20Y?/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@500/clock@50PK/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@600YS/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@600/clock@20P`/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@700Yg/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@700/clock@20Ps/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@760Xz/ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clock@760/clock@0B†/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0IŽ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocksS/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@200i®/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-pcie-ref-m2ldo-8@210oÅ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-apll-pcie-in-clk-mux-7@4ae06118SÚ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@21cnç/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-optfclk-pciephy-div-8@4a00821ccû/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-apll-pcie-clkvcoldog/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-apll-pcie-clkvcoldo-div\'/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-apll-pcie-m2\7/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@14c/clock@23SH/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@140aT/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-m2-8@150ec/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-96m-aon-dclk-div\y/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@18c/clock@23SŠ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock@180a–/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-usb-m2-8@190f¥/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-pcie-ref-m2-8@210[¹/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-x2dÈ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-h11x2-8@158dÚ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-h12x2-8@15cdì/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-h13x2-8@160dþ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-h14x2-8@164c/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-per-m2x2-8@150b!/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-dpll-usb-clkdcoldoY4/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-128m]B/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-12m-fclkXP/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-24m]]/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-48m-fclk]k/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-func-96m-fclk^y/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-l3init-60m@104]‰/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-clkout2-8@6b0g•/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-l3init-960m-gfclk-8@6c0o§/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-usb-phy1-always-on-clk32k-8@640oÁ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-usb-phy2-always-on-clk32k-8@688oÛ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-usb-phy3-always-on-clk32k-8@698iõ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-gpu-core-gclk-mux-24@1220h/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-gpu-hyd-gclk-mux-26@1220j/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-l3instr-ts-gclk-div-24@e50e,/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-vip1-gclk-mux-24@1020e:/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-vip2-gclk-mux-24@1028eH/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clocks/clock-vip3-gclk-mux-24@1030OV/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clockdomainsck/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clockdomains/clock-coreaon-clkdmLy/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@600U„/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@600/clock@20L”/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@700UŸ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@700/clock@20L¯/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@900U·/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@900/clock@20LÄ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@a00UË/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@a00/clock@20L×/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@b00Uß/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@b00/clock@20Lì/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@c00Tó/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@c00/clock@0Lÿ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@d00U/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@d00/clock@20L/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@e00U!/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@e00/clock@20L1/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@f00U8/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@f00/clock@20MD/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1000VK/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1000/clock@20MW/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1100V^/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1100/clock@20Mj/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1200Vq/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1200/clock@20M}/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1300V‡/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1300/clock@20V–/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1300/clock@b0V£/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1300/clock@d0M°/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700V¹/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700/clock@28WÇ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700/clock@1a0UÕ/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700/clock@cVä/ocp/interconnect@4a000000/segment@0/target-module@8000/cm_core@0/clock@1700/clock@14Jó/ocp/interconnect@4a000000/segment@0/target-module@56000/dma-controller@0Lø/ocp/interconnect@4a000000/segment@0/target-module@80000/ocp2scp@0/phy@4000L/ocp/interconnect@4a000000/segment@0/target-module@80000/ocp2scp@0/phy@5000L /ocp/interconnect@4a000000/segment@0/target-module@80000/ocp2scp@0/phy@4400P/ocp/interconnect@4a000000/segment@0/target-module@90000/ocp2scp@0/pciephy@4000P /ocp/interconnect@4a000000/segment@0/target-module@90000/ocp2scp@0/pciephy@5000L*/ocp/interconnect@4a000000/segment@0/target-module@90000/ocp2scp@0/phy@6000C3/ocp/interconnect@4a000000/segment@0/target-module@f4000/mailbox@0D_/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0Ec/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocksZn/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-sys-clkin1@110Wy/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock@118/clock@0gŽ/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-dpll-bypass-clk-mux@114`¦/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-dpll-clk-mux@10cW·/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-24m@11cTÄ/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-aess@178]Î/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-giclk-div@174^Ü/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-lp-clk-div@1d8_ë/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-abe-sys-clk-div@120]û/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-adc-gfclk-mux@1dca /ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-sys-clk1-dclk-div@1c8a/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-sys-clk2-dclk-div@1ccc-/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-per-abe-x1-dclk-div@1bcWA/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock@18c/clock@0XN/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-gpu-dclk@1a0aW/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-emif-phy-dclk-div@190bi/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-gmac-250m-dclk-div@19cU|/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-gmac-maindŠ/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-l3init-480m-dclk-div@1ac`Ÿ/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-usb-otg-dclk-div@184]°/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-sata-dclk-div@1c0^¾/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-pcie2-dclk-div@1b8]Í/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-pcie-dclk-div@1b4\Û/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-emu-dclk-div@194cè/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-secure-32k-dclk-div@1c4bü/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-clkoutmux0-clk-mux@158b/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-clkoutmux1-clk-mux@15cb"/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-clkoutmux2-clk-mux@160c5/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-custefuse-sys-gfclk-divSM/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-eve@180aU/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-hdmi-dpll-clk-mux@164Sg/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-mlb@134To/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-mlbp@130ex/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-per-abe-x1-gfclk2-div@138aŽ/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-timer-sys-clk-div@144c /ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-video1-dpll-clk-mux@168c´/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-video2-dpll-clk-mux@16c`È/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clocks/clock-wkupaon-iclk-mux@108KÙ/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clockdomainsIê/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clock@1800Rõ/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/clock@1800/clock@20F/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@300F /ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@400F/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@500F/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@628F*/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@700F3/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@f00G;/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1000GC/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1100GK/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1200GS/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1300G^/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1400Gh/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1600Gv/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1724G‚/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1b00G‹/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1b40G”/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1b80G/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1bc0G¦/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1c00G¯/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1c60G·/ocp/interconnect@4ae00000/segment@0/target-module@6000/prm@0/prm@1c80C¿/ocp/interconnect@4ae00000/segment@0/target-module@c000/scm_conf@0@È/ocp/interconnect@4ae00000/segment@10000/target-module@0/gpio@0BÎ/ocp/interconnect@4ae00000/segment@10000/target-module@4000/wdt@0<�Ó/ocp/interconnect@4ae00000/segment@10000/target-module@8000Dá/ocp/interconnect@4ae00000/segment@10000/target-module@8000/timer@0Aè/ocp/interconnect@4ae00000/segment@20000/target-module@0/timer@0Eð/ocp/interconnect@4ae00000/segment@20000/target-module@b000/serial@0B÷/ocp/interconnect@4ae00000/segment@30000/target-module@c000/can@0ý/ocp/interconnect@48000000B/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0A /ocp/interconnect@48000000/segment@0/target-module@32000/timer@09/ocp/interconnect@48000000/segment@0/target-module@34000A /ocp/interconnect@48000000/segment@0/target-module@34000/timer@09'/ocp/interconnect@48000000/segment@0/target-module@36000A5/ocp/interconnect@48000000/segment@0/target-module@36000/timer@0A ß/ocp/interconnect@48000000/segment@0/target-module@b2000/1w@0? æ/ocp/interconnect@48000000/segment@0/target-module@b4000/mmc@0? ë/ocp/interconnect@48000000/segment@0/target-module@b8000/spi@0? ò/ocp/interconnect@48000000/segment@0/target-module@ba000/spi@0? ù/ocp/interconnect@48000000/segment@0/target-module@d1000/mmc@0 þ/ocp/interconnect@48400000B!/ocp/interconnect@48400000/segment@0/target-module@20000/serial@0B! /ocp/interconnect@48400000/segment@0/target-module@22000/serial@0B!/ocp/interconnect@48400000/segment@0/target-module@24000/serial@09!/ocp/interconnect@48400000/segment@0/target-module@3c000?!/ocp/interconnect@48400000/segment@0/target-module@3c000/atl@0B!#/ocp/interconnect@48400000/segment@0/target-module@3e000/epwmss@0J!+/ocp/interconnect@48400000/segment@0/target-module@3e000/epwmss@0/pwm@100J!1/ocp/interconnect@48400000/segment@0/target-module@3e000/epwmss@0/pwm@200B!9/ocp/interconnect@48400000/segment@0/target-module@40000/epwmss@0J!A/ocp/interconnect@48400000/segment@0/target-module@40000/epwmss@0/pwm@100J!G/ocp/interconnect@48400000/segment@0/target-module@40000/epwmss@0/pwm@200B!O/ocp/interconnect@48400000/segment@0/target-module@42000/epwmss@0J!W/ocp/interconnect@48400000/segment@0/target-module@42000/epwmss@0/pwm@100J!]/ocp/interconnect@48400000/segment@0/target-module@42000/epwmss@0/pwm@200A!e/ocp/interconnect@48400000/segment@0/target-module@60000/mcasp@0A!l/ocp/interconnect@48400000/segment@0/target-module@64000/mcasp@0A!s/ocp/interconnect@48400000/segment@0/target-module@68000/mcasp@0A!z/ocp/interconnect@48400000/segment@0/target-module@6c000/mcasp@0A!/ocp/interconnect@48400000/segment@0/target-module@70000/mcasp@0A!ˆ/ocp/interconnect@48400000/segment@0/target-module@74000/mcasp@0A!/ocp/interconnect@48400000/segment@0/target-module@78000/mcasp@0A!–/ocp/interconnect@48400000/segment@0/target-module@7c000/mcasp@0?!/ocp/interconnect@48400000/segment@0/target-module@80000/can@0B!£/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0X!ª/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@1X!µ/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@2L!À/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/mdio@1000[!Ð/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/mdio@1000/ethernet-phy@1[ý/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/mdio@1000/ethernet-phy@2!Õ/ocp/interconnect@48800000B!Ý/ocp/interconnect@48800000/segment@0/target-module@2000/mailbox@0A!ç/ocp/interconnect@48800000/segment@0/target-module@20000/timer@0A!î/ocp/interconnect@48800000/segment@0/target-module@22000/timer@0A!õ/ocp/interconnect@48800000/segment@0/target-module@24000/timer@0A!ü/ocp/interconnect@48800000/segment@0/target-module@26000/timer@0A"/ocp/interconnect@48800000/segment@0/target-module@28000/timer@0A" /ocp/interconnect@48800000/segment@0/target-module@2a000/timer@09"/ocp/interconnect@48800000/segment@0/target-module@2c000A""/ocp/interconnect@48800000/segment@0/target-module@2c000/timer@09"*/ocp/interconnect@48800000/segment@0/target-module@2e000A"9/ocp/interconnect@48800000/segment@0/target-module@2e000/timer@09"A/ocp/interconnect@48800000/segment@0/target-module@38000?³/ocp/interconnect@48800000/segment@0/target-module@38000/rtc@0C"K/ocp/interconnect@48800000/segment@0/target-module@3a000/mailbox@0C"T/ocp/interconnect@48800000/segment@0/target-module@3c000/mailbox@0C"]/ocp/interconnect@48800000/segment@0/target-module@3e000/mailbox@0C"f/ocp/interconnect@48800000/segment@0/target-module@40000/mailbox@0S"o/ocp/interconnect@48800000/segment@0/target-module@40000/mailbox@0/mbox-ipu1-ipc3xS"/ocp/interconnect@48800000/segment@0/target-module@40000/mailbox@0/mbox-dsp1-ipc3xC"/ocp/interconnect@48800000/segment@0/target-module@42000/mailbox@0S"˜/ocp/interconnect@48800000/segment@0/target-module@42000/mailbox@0/mbox-ipu2-ipc3xS"¨/ocp/interconnect@48800000/segment@0/target-module@42000/mailbox@0/mbox-dsp2-ipc3xC"¸/ocp/interconnect@48800000/segment@0/target-module@44000/mailbox@0C"Á/ocp/interconnect@48800000/segment@0/target-module@46000/mailbox@0C"Ê/ocp/interconnect@48800000/segment@0/target-module@5e000/mailbox@0C"Ó/ocp/interconnect@48800000/segment@0/target-module@60000/mailbox@0C"Ý/ocp/interconnect@48800000/segment@0/target-module@62000/mailbox@0C"ç/ocp/interconnect@48800000/segment@0/target-module@64000/mailbox@0G"ñ/ocp/interconnect@48800000/segment@0/target-module@80000/omap_dwc3_1@0Q"ý/ocp/interconnect@48800000/segment@0/target-module@80000/omap_dwc3_1@0/usb@10000G#/ocp/interconnect@48800000/segment@0/target-module@c0000/omap_dwc3_2@0Q z/ocp/interconnect@48800000/segment@0/target-module@c0000/omap_dwc3_2@0/usb@10000:#/ocp/interconnect@48800000/segment@0/target-module@100000H#/ocp/interconnect@48800000/segment@0/target-module@100000/omap_dwc3_3@0R#"/ocp/interconnect@48800000/segment@0/target-module@100000/omap_dwc3_3@0/usb@10000@»/ocp/interconnect@48800000/segment@0/target-module@1d0010/vpe@0:#'/ocp/interconnect@48800000/segment@0/target-module@140000H#//ocp/interconnect@48800000/segment@0/target-module@140000/omap_dwc3_4@0R#;/ocp/interconnect@48800000/segment@0/target-module@140000/omap_dwc3_4@0/usb@10000#@/ocp/target-module@51000000*#E/ocp/target-module@51000000/pcie@51000000?#N/ocp/target-module@51000000/pcie@51000000/interrupt-controller-#Y/ocp/target-module@51000000/pcie_ep@51000000#b/ocp/target-module@51800000*#g/ocp/target-module@51800000/pcie@51800000?#p/ocp/target-module@51800000/pcie@51800000/interrupt-controller#{/ocp/ocmcram@40300000#„/ocp/ocmcram@40400000#/ocp/ocmcram@40500000#–/ocp/bandgap@4a0021e0#ž/ocp/dsp_system@40d00000#ª/ocp/padconf@4844a0002#¼/ocp/padconf@4844a000/mmc1_iodelay_ddr_rev11_conf4#Ø/ocp/padconf@4844a000/mmc1_iodelay_ddr50_rev20_conf5#ô/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev11_conf5$/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev20_conf4$2/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev11_conf4$P/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev20_conf7$n/ocp/padconf@4844a000/mmc2_iodelay_ddr_3_3v_rev11_conf7$/ocp/padconf@4844a000/mmc2_iodelay_ddr_1_8v_rev11_conf0$°/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf0$Ð/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf1$ð/ocp/padconf@4844a000/mmc4_iodelay_ds_rev11_conf1% /ocp/padconf@4844a000/mmc4_iodelay_ds_rev20_conf=%&/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev11_conf=%M/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev20_conf"%t/ocp/target-module@43300000/dma@0"%y/ocp/target-module@43400000/dma@0"%„/ocp/target-module@43500000/dma@0%/ocp/ipu@58820000%”/ocp/ipu@55020000/ocp/dsp@40800000"%™/ocp/target-module@40d01000/mmu@0"%£/ocp/target-module@40d02000/mmu@0"%­/ocp/target-module@58882000/mmu@0"%¶/ocp/target-module@55082000/mmu@0 %¿/ocp/regulator-abb-mpu@4ae07ddc"%Ç/ocp/regulator-abb-ivahd@4ae07e34#%Ñ/ocp/regulator-abb-dspeve@4ae07e30 %Ü/ocp/regulator-abb-gpu@4ae07de4"%ä/ocp/target-module@4b300000/spi@0*%é/ocp/target-module@50000000/gpmc@50000000%î/ocp/crossbar@4a002a48"G/ocp/target-module@58000000/dss@0@%û/ocp/target-module@58000000/dss@0/target-module@40000/encoder@0N&/ocp/target-module@58000000/dss@0/target-module@40000/encoder@0/port/endpoint"& /ocp/target-module@59000000/gpu@0&/ocp/target-module@4b500000"&/ocp/target-module@4b500000/aes@0&/ocp/target-module@4b700000"&+/ocp/target-module@4b700000/aes@0&0/ocp/target-module@4b101000#&=/ocp/target-module@4b101000/sham@0&C/ocp/target-module@42701000#&P/ocp/target-module@42701000/sham@0&V/ocp/target-module@5a000000&d/ocp/opp-supply@4a003b20&s/ocp/dsp_system@41500000"&/ocp/target-module@41501000/mmu@0"&‰/ocp/target-module@41502000/mmu@0†/ocp/dsp@41000000&“/ocp/target-module@4b226000$&/ocp/target-module@4b226000/pruss@0/&¤/ocp/target-module@4b226000/pruss@0/memories@0.&¯/ocp/target-module@4b226000/pruss@0/cfg@26000C&º/ocp/target-module@4b226000/pruss@0/cfg@26000/clocks/iepclk-mux@301&Ì/ocp/target-module@4b226000/pruss@0/mii-rt@32000?&Ú/ocp/target-module@4b226000/pruss@0/interrupt-controller@20000.&æ/ocp/target-module@4b226000/pruss@0/pru@34000.&í/ocp/target-module@4b226000/pruss@0/pru@38000/&ô/ocp/target-module@4b226000/pruss@0/mdio@32400'/ocp/target-module@4b2a6000$' /ocp/target-module@4b2a6000/pruss@0/'/ocp/target-module@4b2a6000/pruss@0/memories@0.'/ocp/target-module@4b2a6000/pruss@0/cfg@26000C''/ocp/target-module@4b2a6000/pruss@0/cfg@26000/clocks/iepclk-mux@301'9/ocp/target-module@4b2a6000/pruss@0/mii-rt@32000?'G/ocp/target-module@4b2a6000/pruss@0/interrupt-controller@20000.'S/ocp/target-module@4b2a6000/pruss@0/pru@34000.'Z/ocp/target-module@4b2a6000/pruss@0/pru@38000/'a/ocp/target-module@4b2a6000/pruss@0/mdio@32400'm/thermal-zones'{/thermal-zones/cpu_thermal!'‡/thermal-zones/cpu_thermal/trips+'‘/thermal-zones/cpu_thermal/trips/cpu_alert*'œ/thermal-zones/cpu_thermal/trips/cpu_crit,'¥/thermal-zones/cpu_thermal/trips/cpu_alert1('°/thermal-zones/cpu_thermal/cooling-maps'Á/thermal-zones/gpu_thermal*'Í/thermal-zones/gpu_thermal/trips/gpu_crit'Ö/thermal-zones/core_thermal,'ã/thermal-zones/core_thermal/trips/core_crit'í/thermal-zones/dspeve_thermal0'ü/thermal-zones/dspeve_thermal/trips/dspeve_crit(/thermal-zones/iva_thermal*(/thermal-zones/iva_thermal/trips/iva_crit(/thermal-zones/board_thermal#(+/thermal-zones/board_thermal/trips/(7/thermal-zones/board_thermal/trips/board_alert.(D/thermal-zones/board_thermal/trips/board_crit*(O/thermal-zones/board_thermal/cooling-maps(b/fixedregulator-main_12v0(l/fixedregulator-evm_5v0&(t/reserved-memory/ipu2-memory@95800000&(‡/reserved-memory/dsp1-memory@99000000&(š/reserved-memory/ipu1-memory@9d000000&(­/reserved-memory/dsp2-memory@9f000000(À/fixedregulator-vdd_3v3(È/fixedregulator-aic_dvdd(Ñ/fixedregulator-vtt (Û/gpio_fan (ä/connector(ê/connector/port/endpoint (ü/encoder)/encoder/ports/port@0/endpoint)/encoder/ports/port@1/endpoint)!/sound0 )(/sound0/simple-audio-card,codec #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0rproc0rproc1rproc2rproc3rtc0rtc1rtc2display0statusinterruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latency#cooling-cellsvbb-supplyvdd-supplyvoltage-tolerancesysconopp-sharedopp-hzopp-microvoltopp-supported-hwopp-suspendpower-domainsrangesdma-rangesinterrupts-extendedreg-namesregulator-nameregulator-min-microvoltregulator-max-microvolt#phy-cells#clock-cellsclock-output-namesti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,sysc-maskti,sysc-midleti,sysc-sidleti,syss-maskdma-channelssyscon-phy-powerphy-supplysyscon-pcssyscon-pllreset#mbox-cellsti,mbox-num-usersti,mbox-num-fifos#hwlock-cellsphysphy-namesports-implemented#power-domain-cells#reset-cellsgpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonti,timer-securesyscon-raminitdmasdma-namesti,no-idle-on-initinterrupt-namesvcc-supplywakeup-sourceti,system-power-controllerti,palmas-override-powerholdregulator-always-onregulator-boot-onti,palmas-long-press-secondsti,enable-vbus-detectionvbus-gpio#thermal-sensor-cells#sound-dai-cellsadc-settle-msAVDD-supplyIOVDD-supplyDRVDD-supplyDVDD-supplyti,spi-num-cspbias-supplymax-frequencymmc-ddr-1_8vmmc-ddr-3_3vpinctrl-namespinctrl-0bus-widthcd-gpiosno-1-8-vpinctrl-1vmmc-supplyvqmmc-supplysdhci-caps-maskmmc-hs200-1_8vnon-removablepinctrl-2ti,provided-clocks#pwm-cellsop-modetdm-slotsserial-dirtx-num-evtrx-num-evtlabelmac-addressphy-handlephy-modeti,dual-emac-pvidbus_freqti,timer-pwmti,mbox-txti,mbox-rxutmi-modemaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkextconsnps,dis_metastability_quirkresetsreset-namesbus-rangenum-laneslinux,pci-domainti,syscon-lane-selinterrupt-map-maskinterrupt-mapti,syscon-unaligned-accessnum-ib-windowsnum-ob-windowspinctrl-pin-arrayti,tptcsiommusfirmware-namemboxesti,timersti,watchdog-timersmemory-regionti,bootreg#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infosyscon-chipselectsgpmc,num-csgpmc,num-waitpinsti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapsyscon-pll-ctrlvdda_video-supplysyscon-polvdda-supplyremote-endpointti,efuse-settingsti,absolute-max-voltage-uvpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplyreusableenable-active-highlinux,default-triggerdefault-stategpio-fan,speed-mapsimple-audio-card,namesimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,bitclock-inversionsound-daigicwakeupgencpu0cpu0_opp_tableocpl4_cfgscmscm_confpbias_regulatorpbias_mmc_regphy_gmii_selscm_conf_clocksdss_deshdcp_clkehrpwm0_tbclkehrpwm1_tbclkehrpwm2_tbclksys_32k_ckdra7_pmx_coremmc1_pins_defaultmmc1_pins_sdr12mmc1_pins_hsmmc1_pins_sdr25mmc1_pins_sdr50mmc1_pins_ddr50mmc1_pins_sdr104mmc2_pins_defaultmmc2_pins_hsmmc2_pins_ddr_3_3v_rev11mmc2_pins_ddr_1_8v_rev11mmc2_pins_ddr_rev20mmc2_pins_hs200mmc4_pins_defaultmmc4_pins_hsmmc3_pins_defaultmmc3_pins_hsmmc3_pins_sdr12mmc3_pins_sdr25mmc3_pins_sdr50mmc4_pins_sdr12mmc4_pins_sdr25scm_conf1scm_conf_pciesdma_xbaredma_xbarcm_core_aoncm_core_aon_clocksatl_clkin0_ckatl_clkin1_ckatl_clkin2_ckatl_clkin3_ckhdmi_clkin_ckmlb_clkin_ckmlbp_clkin_ckpciesref_acs_clk_ckref_clkin0_ckref_clkin1_ckref_clkin2_ckref_clkin3_ckrmii_clk_cksdvenc_clkin_cksecure_32k_clk_src_cksys_clk32_crystal_cksys_clk32_pseudo_ckvirt_12000000_ckvirt_13000000_ckvirt_16800000_ckvirt_19200000_ckvirt_20000000_ckvirt_26000000_ckvirt_27000000_ckvirt_38400000_cksys_clkin2usb_otg_clkin_ckvideo1_clkin_ckvideo1_m2_clkin_ckvideo2_clkin_ckvideo2_m2_clkin_ckdpll_abe_ckdpll_abe_x2_ckdpll_abe_m2x2_ckabe_clkdpll_abe_m2_ckdpll_abe_m3x2_ckdpll_core_byp_muxdpll_core_ckdpll_core_x2_ckdpll_core_h12x2_ckmpu_dpll_hs_clk_divdpll_mpu_ckdpll_mpu_m2_ckmpu_dclk_divdsp_dpll_hs_clk_divdpll_dsp_byp_muxdpll_dsp_ckdpll_dsp_m2_ckiva_dpll_hs_clk_divdpll_iva_byp_muxdpll_iva_ckdpll_iva_m2_ckiva_dclkdpll_gpu_byp_muxdpll_gpu_ckdpll_gpu_m2_ckdpll_core_m2_ckcore_dpll_out_dclk_divdpll_ddr_byp_muxdpll_ddr_ckdpll_ddr_m2_ckdpll_gmac_byp_muxdpll_gmac_ckdpll_gmac_m2_ckvideo2_dclk_divvideo1_dclk_divhdmi_dclk_divper_dpll_hs_clk_divusb_dpll_hs_clk_diveve_dpll_hs_clk_divdpll_eve_byp_muxdpll_eve_ckdpll_eve_m2_ckeve_dclk_divdpll_core_h13x2_ckdpll_core_h14x2_ckdpll_core_h22x2_ckdpll_core_h23x2_ckdpll_core_h24x2_ckdpll_ddr_x2_ckdpll_ddr_h11x2_ckdpll_dsp_x2_ckdpll_dsp_m3x2_ckdpll_gmac_x2_ckdpll_gmac_h11x2_ckdpll_gmac_h12x2_ckdpll_gmac_h13x2_ckdpll_gmac_m3x2_ckgmii_m_clk_divhdmi_clk2_divhdmi_div_clkl3_iclk_divl4_root_clk_divvideo1_clk2_divvideo1_div_clkvideo2_clk2_divvideo2_div_clkdummy_ckcm_core_aon_clockdomainsmpu_cmmpu_clkctrldsp1_cmdsp1_clkctrlipu_cmipu1_clkctrlipu_clkctrldsp2_cmdsp2_clkctrlrtc_cmrtc_clkctrlvpe_cmvpe_clkctrlcm_corecm_core_clocksdpll_pcie_ref_ckdpll_pcie_ref_m2ldo_ckapll_pcie_in_clk_muxapll_pcie_ckoptfclk_pciephy_divapll_pcie_clkvcoldoapll_pcie_clkvcoldo_divapll_pcie_m2_ckdpll_per_byp_muxdpll_per_ckdpll_per_m2_ckfunc_96m_aon_dclk_divdpll_usb_byp_muxdpll_usb_ckdpll_usb_m2_ckdpll_pcie_ref_m2_ckdpll_per_x2_ckdpll_per_h11x2_ckdpll_per_h12x2_ckdpll_per_h13x2_ckdpll_per_h14x2_ckdpll_per_m2x2_ckdpll_usb_clkdcoldofunc_128m_clkfunc_12m_fclkfunc_24m_clkfunc_48m_fclkfunc_96m_fclkl3init_60m_fclkclkout2_clkl3init_960m_gfclkusb_phy1_always_on_clk32kusb_phy2_always_on_clk32kusb_phy3_always_on_clk32kgpu_core_gclk_muxgpu_hyd_gclk_muxl3instr_ts_gclk_divvip1_gclk_muxvip2_gclk_muxvip3_gclk_muxcm_core_clockdomainscoreaon_clkdmcoreaon_cmcoreaon_clkctrll3main1_cml3main1_clkctrlipu2_cmipu2_clkctrldma_cmdma_clkctrlemif_cmemif_clkctrlatl_cmatl_clkctrll4cfg_cml4cfg_clkctrll3instr_cml3instr_clkctrliva_cmiva_clkctrlcam_cmcam_clkctrldss_cmdss_clkctrlgpu_cmgpu_clkctrll3init_cml3init_clkctrlpcie_clkctrlgmac_clkctrll4per_cml4per_clkctrll4sec_clkctrll4per2_clkctrll4per3_clkctrlsdmausb2_phy1usb2_phy2usb3_phy1pcie1_phypcie2_physata_phymailbox1hwspinlocksatal4_wkupcounter32kprmprm_clockssys_clkin1abe_dpll_sys_clk_muxabe_dpll_bypass_clk_muxabe_dpll_clk_muxabe_24m_fclkaess_fclkabe_giclk_divabe_lp_clk_divabe_sys_clk_divadc_gfclk_muxsys_clk1_dclk_divsys_clk2_dclk_divper_abe_x1_dclk_divdsp_gclk_divgpu_dclkemif_phy_dclk_divgmac_250m_dclk_divgmac_main_clkl3init_480m_dclk_divusb_otg_dclk_divsata_dclk_divpcie2_dclk_divpcie_dclk_divemu_dclk_divsecure_32k_dclk_divclkoutmux0_clk_muxclkoutmux1_clk_muxclkoutmux2_clk_muxcustefuse_sys_gfclk_diveve_clkhdmi_dpll_clk_muxmlb_clkmlbp_clkper_abe_x1_gfclk2_divtimer_sys_clk_divvideo1_dpll_clk_muxvideo2_dpll_clk_muxwkupaon_iclk_muxprm_clockdomainswkupaon_cmwkupaon_clkctrlprm_mpuprm_dsp1prm_ipuprm_coreaonprm_coreprm_ivaprm_camprm_dssprm_gpuprm_l3initprm_l4perprm_custefuseprm_wkupaonprm_dsp2prm_eve1prm_eve2prm_eve3prm_eve4prm_rtcprm_vpescm_wkupgpio1wdt2timer1_targettimer1timer12uart10dcan1l4_per1uart3timer2timer3_targettimer3timer4_targettimer4timer9gpio7_targetgpio7gpio8gpio2_targetgpio2gpio3_targetgpio3gpio4gpio5gpio6mcp_rtcuart5uart6uart1uart2uart4tps659038smps12_regsmps3_regsmps45_regsmps6_regsmps8_regldo1_regldo2_regldo3_regldo4_regldo9_regldoln_regldousb_regregen1tps659038_rtctps659038_pwr_buttontps659038_gpioextcon_usb2tmp102tlv320aic3104eepromelmi2c5timer10timer11rngmcspi1mcspi2mmc1des_targetdesmmc3hdqw1wmmc2mcspi3mcspi4mmc4l4_per2uart7uart8uart9atl_tmatlepwmss0ecap0ehrpwm0epwmss1ecap1ehrpwm1epwmss2ecap2ehrpwm2mcasp1mcasp2mcasp3mcasp4mcasp5mcasp6mcasp7mcasp8dcan2mac_swcpsw_port1cpsw_port2davinci_mdio_swphy0l4_per3mailbox13timer5timer6timer7timer8timer13timer14timer15_targettimer15timer16_targettimer16rtctargetmailbox2mailbox3mailbox4mailbox5mbox_ipu1_ipc3xmbox_dsp1_ipc3xmailbox6mbox_ipu2_ipc3xmbox_dsp2_ipc3xmailbox7mailbox8mailbox9mailbox10mailbox11mailbox12omap_dwc3_1usb1omap_dwc3_2usb3_tmomap_dwc3_3usb3usb4_tmomap_dwc3_4usb4axi0pcie1_rcpcie1_intcpcie1_epaxi1pcie2_rcpcie2_intcocmcram1ocmcram2ocmcram3bandgapdsp1_systemdra7_iodelay_coremmc1_iodelay_ddr_rev11_confmmc1_iodelay_ddr_rev20_confmmc1_iodelay_sdr104_rev11_confmmc1_iodelay_sdr104_rev20_confmmc2_iodelay_hs200_rev11_confmmc2_iodelay_hs200_rev20_confmmc2_iodelay_ddr_3_3v_rev11_confmmc2_iodelay_ddr_1_8v_rev11_confmmc3_iodelay_manual1_rev11_confmmc3_iodelay_manual1_rev20_confmmc4_iodelay_ds_rev11_confmmc4_iodelay_ds_rev20_confmmc4_iodelay_sdr12_hs_sdr25_rev11_confmmc4_iodelay_sdr12_hs_sdr25_rev20_confedmaedma_tptc0edma_tptc1ipu1ipu2mmu0_dsp1mmu1_dsp1mmu_ipu1mmu_ipu2abb_mpuabb_ivahdabb_dspeveabb_gpuqspigpmccrossbar_mpuhdmihdmi_outbb2daes1_targetaes1aes2_targetaes2sham1_targetsham1sham2_targetsham2iva_hd_targetopp_supply_mpudsp2_systemmmu0_dsp2mmu1_dsp2pruss1_tmpruss1pruss1_mempruss1_cfgpruss1_iepclk_muxpruss1_mii_rtpruss1_intcpru1_0pru1_1pruss1_mdiopruss2_tmpruss2pruss2_mempruss2_cfgpruss2_iepclk_muxpruss2_mii_rtpruss2_intcpru2_0pru2_1pruss2_mdiothermal_zonescpu_thermalcpu_tripscpu_alert0cpu_critcpu_alert1cpu_cooling_mapsgpu_thermalgpu_critcore_thermalcore_critdspeve_thermaldspeve_critiva_thermaliva_critboard_thermalboard_tripsboard_alert0board_critboard_cooling_mapsmain_12v0evm_5v0ipu2_memory_regiondsp1_memory_regionipu1_memory_regiondsp2_memory_regionvdd_3v3aic_dvddvtt_fixedgpio_fanhdmi0hdmi_connector_intpd12s015tpd12s015_intpd12s015_outsound0sound0_master