Ð
þí_{8[D(7[,Merrii A80 Optimus Board'2merrii,a80-optimusallwinner,sun9i-a80aliases=/soc@20000/ethernet@830000G/soc@20000/serial@7000000O/soc@20000/serial@7001000cpuscpu@02arm,cortex-a7Wcpuct·„allwinner,sun9i-a80-smp’cpu@12arm,cortex-a7Wcpuct·„allwinner,sun9i-a80-smp’cpu@22arm,cortex-a7Wcpuct·„allwinner,sun9i-a80-smp’cpu@32arm,cortex-a7Wcpuct·„allwinner,sun9i-a80-smp’cpu@1002arm,cortex-a15Wcpuct¨€„allwinner,sun9i-a80-smp’cpu@1012arm,cortex-a15Wcpuct¨€„allwinner,sun9i-a80-smp’cpu@1022arm,cortex-a15Wcpuct¨€„allwinner,sun9i-a80-smp’cpu@1032arm,cortex-a15Wcpuct¨€„allwinner,sun9i-a80-smp’timer2arm,armv7-timer0–
tn6¡clocksÅ clk-24MÌ2fixed-clocktn6Ùosc24Mìclk-32kÌ2fixed-factor-clockôþÙosc32k ìmii-phy-tx-clkÌ2fixed-clockt}x@Ùmii_phy_txìgmac-int-tx-clkÌ2fixed-clocktsY@Ùgmac_int_txìclk@800030Ì2allwinner,sun7i-a20-gmac-clk’€0 Ùgmac_txìclk@80014102allwinner,sun9i-a80-cpus-clk’Ì Ùcpusì
clk-ahbs2fixed-factor-clockÌôþ
Ùahbsìclk@800141c2allwinner,sun8i-a23-apb0-clk’Ì Ùapbsìclk@8001428#2allwinner,sun9i-a80-apbs-gates-clk’(Ì 8
ŠÙapbs_pioapbs_irapbs_timerapbs_rsbapbs_uartapbs_1wireapbs_i2c0apbs_i2c1apbs_ps2_0apbs_ps2_1apbs_dmaapbs_i2s0apbs_i2s1apbs_twdì>clk@8001450’PÌ2allwinner,sun4i-a10-mod0-clk Ùr_1wireclk@8001454’TÌ2allwinner,sun4i-a10-mod0-clk Ùr_irì?display-engine#2allwinner,sun9i-a80-display-engine
2disabledsoc@200002simple-busÅ sram@20000
2mmio-sram’Åsmp-sram@10002allwinner,sun9i-a80-smp-sram’ethernet@8300002allwinner,sun7i-a20-gmac’ƒT–R9macirq aIstmmacethallwinner_gmac_txU
\stmmacethhq‚2okay™default§± ¼rgmii-idÅmdio2snps,dwmac-mdioethernet-phy@1’ìusb@a00000&2allwinner,sun9i-a80-ehcigeneric-ehci’ –H UÐÕusb2okayusb@a00400&2allwinner,sun9i-a80-ohcigeneric-ohci’ –I UÐÕusb2okayphy@a008002allwinner,sun9i-a80-usb-phy’ IphyU\phy2okayßÅìusb@a01000&2allwinner,sun9i-a80-ehcigeneric-ehci’ –J UÐÕusb 2disabledphy@a018002allwinner,sun9i-a80-usb-phy’
Iphyhsic_12Mhsic_480MU \phyhsic 2disabledßêhsicÅìusb@a02000&2allwinner,sun9i-a80-ehcigeneric-ehci’ –L UÐÕusb2okayusb@a02400&2allwinner,sun9i-a80-ohcigeneric-ohci’ $–M UÐÕusb2okayphy@a028002allwinner,sun9i-a80-usb-phy’ (
Iphyhsic_12Mhsic_480MU \phyhsic2okayßÅìclock@a080002allwinner,sun9i-a80-usb-clks’ € ` IbushoscÌóìcpucfg@17000002allwinner,sun9i-a80-cpucfg’pcrypto@1c020002allwinner,sun9i-a80-crypto’À –PU S .Ibusmodmmc@1c0f0002allwinner,sun9i-a80-mmc’Àð ! # "IahbmmcoutputsampleU\ahb–<�2okay™default§mmc@1c100002allwinner,sun9i-a80-mmc’Á $ & %IahbmmcoutputsampleU\ahb–=2okay™default§ ,!7mmc@1c110002allwinner,sun9i-a80-mmc’Á ' ) (IahbmmcoutputsampleU\ahb–>2okay™default§"7Emmc@1c120002allwinner,sun9i-a80-mmc’Á * , +IahbmmcoutputsampleU\ahb–? 2disabledclk@1c13000#2allwinner,sun9i-a80-mmc-config-clk’Á0 TU Ìó0Ùmmc0_configmmc1_configmmc2_configmmc3_configìinterrupt-controller@1c410002arm,gic-400 ’ÄÄ Ä@ Ä` Vk– ìcci@1c900002arm,cci-400’ÉÅÉslave-if@40002arm,cci-400-ctrl-if|ace’@ìslave-if@50002arm,cci-400-ctrl-if|ace’Pìpmu@90002arm,cci-400-pmu,r1’P<�–†††††clock@30000002allwinner,sun9i-a80-de-clks’0 7 6 k
ImoddrambusU Ìóì#display-frontend@3100000%2allwinner,sun9i-a80-display-frontend’–] ###IahbmodramU#ì
portsport@1’endpoint‹$ì,display-frontend@3140000%2allwinner,sun9i-a80-display-frontend’–^ ###IahbmodramU#ìportsport@1’endpoint‹%ì/display-backend@3200000$2allwinner,sun9i-a80-display-backend’ –_ ###IahbmodramU#portsport@0’endpoint@0’‹&ì-endpoint@1’‹'ì0port@1’endpoint‹(ì2display-backend@3240000$2allwinner,sun9i-a80-display-backend’$–` ###IahbmodramU#portsport@0’endpoint@0’‹)ì.endpoint@1’‹*ì1port@1’endpoint‹+ì4deu@33000002allwinner,sun9i-a80-deu’0–\ ###IahbmodramU#portsport@0’endpoint‹,ì$port@1’endpoint@0’‹-ì&endpoint@1’‹.ì)deu@33400002allwinner,sun9i-a80-deu’4–\ ###IahbmodramU#portsport@0’endpoint‹/ì%port@1’endpoint@0’‹0ì'endpoint@1’‹1ì*drc@34000002allwinner,sun9i-a80-drc’@–[ ###IahbmodramU#portsport@0’endpoint‹2ì(port@1’endpoint‹3ì6drc@34400002allwinner,sun9i-a80-drc’D–[ ## #IahbmodramU# portsport@0’endpoint‹4ì+port@1’endpoint‹5ì7lcd-controller@3c000002allwinner,sun9i-a80-tcon-lcd’À–V f :
Iahbtcon-ch0U
\lcdedplvdsÙtcon0-pixel-clockÌportsport@0’endpoint‹6ì3port@1’lcd-controller@3c100002allwinner,sun9i-a80-tcon-tv’Á–W g ;
Iahbtcon-ch1U \lcdedpportsport@0’endpoint‹7ì5port@1’clock@60000002allwinner,sun9i-a80-ccu’
IhoscloscÌóì timer@6000c002allwinner,sun4i-a10-timer’ H– watchdog@6000ca02allwinner,sun6i-a31-wdt’ – pinctrl@60008002allwinner,sun9i-a80-pinctrl’<�–x oIapbhosclosc›Vk«·8Å9Óáï:ý;ìgmac-rgmii-pinsB'PA0PA1PA2PA3PA4PA5PA7PA8PA9PA10PA12PA13PA15PA16PA17,gmac5(ìi2c3-pins
'PG10PG11,i2c3lcd0-rgb888-pins‚'PD0PD1PD2PD3PD4PD5PD6PD7PD8PD9PD10PD11PD12PD13PD14PD15PD16PD17PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27,lcd0mmc0-pins'PF0PF1PF2PF3PF4PF5,mmc05Dìmmc1-pins'PG0PG1PG2PG3PG4PG5,mmc15Dìmmc2-8bit-pins3'PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC16,mmc25(Dì"uart0-ph-pins
'PH12PH13,uart0ì<�uart4-pins'PG12PG13PG14PG15,uart4serial@70000002snps,dw-apb-uart’–Q[ |U -2okay™default§<�serial@70004002snps,dw-apb-uart’–Q[ }U . 2disabledserial@70008002snps,dw-apb-uart’–Q[ ~U / 2disabledserial@7000c002snps,dw-apb-uart’–Q[ U 0 2disabledserial@70010002snps,dw-apb-uart’–Q[ €U 1 2disabledserial@70014002snps,dw-apb-uart’–Q[ U 2 2disabledi2c@70028002allwinner,sun6i-a31-i2c’(– wU ( 2disabledi2c@7002c002allwinner,sun6i-a31-i2c’,– xU ) 2disabledi2c@70030002allwinner,sun6i-a31-i2c’0– yU * 2disabledi2c@70034002allwinner,sun6i-a31-i2c’4– zU + 2disabledi2c@70038002allwinner,sun6i-a31-i2c’8–
{U , 2disabledwatchdog@80010002allwinner,sun6i-a31-wdt’ –$ prcm@80014002allwinner,sun9i-a80-prcm’reset@80014b0’° 2allwinner,sun6i-a31-clock-resetóì@interrupt-controller@80015a02allwinner,sun9i-a80-nmiVk’ – ìDir@80020002allwinner,sun6i-a31-ir–%™default§= >?IapbirU@’ @2okayserial@80028002snps,dw-apb-uart’(–&Q[ >U@ 2disabledpinctrl@8002c002allwinner,sun9i-a80-r-pinctrl’,–-. >Iapbhosclosc›Vk«hAvBìFr-ir-pins'PL6 ,s_cir_rxì=r-rsb-pins'PN0PN1,s_rsb5DìCrsb@80034002allwinner,sun8i-a23-rsb’4–' >t-ÆÀU@™default§C2okaypmic@3a3’£D–2x-powers,axp809Vkregulatorsaldo1„˜-ÆÀ°-ÆÀÈvcc33-usbhaldo2˜w@°w@Èvcc-pb-io-camì9aldo3dc5ldo„˜5°ÈàÈvdd-cpus-09-usbhdc1swdcdc1„˜-ÆÀ°-ÆÀÈvcc-3vìdcdc2˜5°ÈàÈvdd-gpudcdc3„˜5°Èà Èvdd-cpuadcdc4„˜5°ÈàÈvdd-sys-usb0-hdmidcdc5„˜¾h°X Èvcc-dramdldo1˜2Z °2Z Èvcc-wifiìdldo2˜-ÆÀ°-ÆÀÈvcc-plìAeldo1˜O€°O€
Èvcc-dvdd-cameldo2˜w@°w@Èvcc-peì:eldo3˜-ÆÀ°-ÆÀÈvcc-pm-codec-io1ìBldo_io0˜-ÆÀ°-ÆÀÈvcc-pgì;ldo_io1˜&% °&% Èvcc-pa-gmac-2v5ì8rtc_ldoÈvcc-rtc-vdd1v8-ioswgpio*2x-powers,axp809-gpiox-powers,axp221-gpio›«pmic@7452x-powers,axp806’ED–Vk×Eregulatorsaldo1„˜-ÆÀ°-ÆÀÈavccaldo2Ès_aldo2aldo3Ès_aldo3bldo1„˜ð °ýàÈvcc18-efuse-adc-display-csibldo2„˜ð °ýàÈvdd18-drampll-vcc18-pll-cpvddbldo3bldo4˜Èà°Ö Èvcc12-hsicìcldo1˜2Z °2Z å†
Èvcc-gmac-phyìcldo2˜*¹€°*¹€
Èafvcc-camcldo3˜-ÆÀ°-ÆÀÈvcc-io-wifi-codec-io2ì dcdca„˜5°Èà Èvdd-cpubdcdcd„˜5°ÈàÈvdd-vpudcdce„˜ ° Èvcc-bldo-codec-ldoinìEswÈs_swcodec@e892x-powers,ac100’‰codec2x-powers,ac100-codecF– ÌÙ4M_addaìGrtc2x-powers,ac100-rtcD– GÌÙcko1_rtccko2_rtccko3_rtcìchosenserial0:115200n8leds
2gpio-ledsled2
optimus:led2:usrled3
optimus:led3:usrFled4
optimus:led4:usrusb1-vbus2regulator-fixed
Èusb1-vbus˜LK@°LK@&ìusb3-vbus2regulator-fixed
Èusb3-vbus˜LK@°LK@&ìwifi-pwrseq2mmc-pwrseq-simple
Iext_clock+Fì! #address-cells#size-cellsinterrupt-parentmodelcompatibleethernet0serial0serial1device_typecci-control-portclock-frequencyenable-methodreginterruptsarm,cpu-registers-not-fw-configuredranges#clock-cellsclock-output-namesphandleclock-divclock-multclocksclock-indicesallwinner,pipelinesstatusinterrupt-namesclock-namesresetsreset-namessnps,pblsnps,fixed-burstsnps,force_sf_dma_modepinctrl-namespinctrl-0phy-handlephy-modephy-supplyphysphy-names#phy-cellsphy_type#reset-cellsvmmc-supplybus-widthcd-gpiosvqmmc-supplymmc-pwrseqnon-removablecap-mmc-hw-resetinterrupt-controller#interrupt-cellsinterface-typeremote-endpointgpio-controller#gpio-cellsvcc-pa-supplyvcc-pb-supplyvcc-pc-supplyvcc-pd-supplyvcc-pe-supplyvcc-pf-supplyvcc-pg-supplyvcc-ph-supplypinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthvcc-pl-supplyvcc-pm-supplyregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-namebldoin-supplyregulator-enable-ramp-delaystdout-pathlabelenable-active-highgpioreset-gpios