Ð þí`8[ð(.[¸,Cubietech Cubieboard4.2cubietech,a80-cubieboard4allwinner,sun9i-a80aliases=/soc@20000/ethernet@830000G/soc@20000/serial@7000000cpuscpu@02arm,cortex-a7Ocpu[l·|allwinner,sun9i-a80-smpŠcpu@12arm,cortex-a7Ocpu[l·|allwinner,sun9i-a80-smpŠcpu@22arm,cortex-a7Ocpu[l·|allwinner,sun9i-a80-smpŠcpu@32arm,cortex-a7Ocpu[l·|allwinner,sun9i-a80-smpŠcpu@1002arm,cortex-a15Ocpu[l¨€|allwinner,sun9i-a80-smpŠcpu@1012arm,cortex-a15Ocpu[l¨€|allwinner,sun9i-a80-smpŠcpu@1022arm,cortex-a15Ocpu[l¨€|allwinner,sun9i-a80-smpŠcpu@1032arm,cortex-a15Ocpu[l¨€|allwinner,sun9i-a80-smpŠtimer2arm,armv7-timer0Ž   ln6™clocks½ clk-24MÄ 2fixed-clockln6Ñosc24Mäclk-32kÄ2fixed-factor-clockìöÑosc32kämii-phy-tx-clkÄ 2fixed-clockl}x@ Ñmii_phy_txägmac-int-tx-clkÄ 2fixed-clocklsY@ Ñgmac_int_txäclk@800030Ä2allwinner,sun7i-a20-gmac-clkŠ€0Ñgmac_txäclk@80014102allwinner,sun9i-a80-cpus-clkŠÄ  Ñcpusä clk-ahbs2fixed-factor-clockÄìö Ñahbsä clk@800141c2allwinner,sun8i-a23-apb0-clkŠÄ Ñapbsä clk@8001428#2allwinner,sun9i-a80-apbs-gates-clkŠ(Ä 8 ŠÑapbs_pioapbs_irapbs_timerapbs_rsbapbs_uartapbs_1wireapbs_i2c0apbs_i2c1apbs_ps2_0apbs_ps2_1apbs_dmaapbs_i2s0apbs_i2s1apbs_twdä?clk@8001450ŠPÄ2allwinner,sun4i-a10-mod0-clkÑr_1wireclk@8001454ŠTÄ2allwinner,sun4i-a10-mod0-clkÑr_irä@display-engine#2allwinner,sun9i-a80-display-engine *okaysoc@20000 2simple-bus½ sram@20000 2mmio-sramŠ ½smp-sram@10002allwinner,sun9i-a80-smp-sramŠethernet@8300002allwinner,sun7i-a20-gmacŠƒT ŽR1macirq  aAstmmacethallwinner_gmac_txM  Tstmmaceth`iz*okay‘defaultŸ© ´rgmii-id½mdio2snps,dwmac-mdioethernet-phy@1Šäusb@a00000&2allwinner,sun9i-a80-ehcigeneric-ehciŠ  ŽHMÈÍusb *disabledusb@a00400&2allwinner,sun9i-a80-ohcigeneric-ohciŠ  ŽIMÈÍusb *disabledphy@a008002allwinner,sun9i-a80-usb-phyŠ AphyMTphy *disabled×äusb@a01000&2allwinner,sun9i-a80-ehcigeneric-ehciŠ  ŽJMÈÍusb *disabledphy@a018002allwinner,sun9i-a80-usb-phyŠ  Aphyhsic_12Mhsic_480MM Tphyhsic *disabled×âhsicäusb@a02000&2allwinner,sun9i-a80-ehcigeneric-ehciŠ   ŽLMÈÍusb *disabledusb@a02400&2allwinner,sun9i-a80-ohcigeneric-ohciŠ $ ŽMMÈÍusb *disabledphy@a028002allwinner,sun9i-a80-usb-phyŠ (  Aphyhsic_12Mhsic_480MM Tphyhsic *disabled×äclock@a080002allwinner,sun9i-a80-usb-clksŠ €  ` AbushoscÄëäcpucfg@17000002allwinner,sun9i-a80-cpucfgŠpcrypto@1c020002allwinner,sun9i-a80-cryptoŠÀ  ŽPM  S .Abusmodmmc@1c0f0002allwinner,sun9i-a80-mmcŠÀð  ! # "AahbmmcoutputsampleMTahb Ž<�*okay‘defaultŸømmc@1c100002allwinner,sun9i-a80-mmcŠÁ  $ & %AahbmmcoutputsampleMTahb Ž=*okay‘defaultŸø$/mmc@1c110002allwinner,sun9i-a80-mmcŠÁ  ' ) (AahbmmcoutputsampleMTahb Ž>*okay‘defaultŸø/=mmc@1c120002allwinner,sun9i-a80-mmcŠÁ   * , +AahbmmcoutputsampleMTahb Ž? *disabledclk@1c13000#2allwinner,sun9i-a80-mmc-config-clkŠÁ0 TM Äë0Ñmmc0_configmmc1_configmmc2_configmmc3_configäinterrupt-controller@1c41000 2arm,gic-400 ŠÄÄ Ä@ Ä` Nc Ž äcci@1c90000 2arm,cci-400ŠÉ ½Éslave-if@40002arm,cci-400-ctrl-iftaceŠ@äslave-if@50002arm,cci-400-ctrl-iftaceŠPäpmu@90002arm,cci-400-pmu,r1ŠP<�Ž†††††clock@30000002allwinner,sun9i-a80-de-clksŠ0 7 6 k AmoddrambusM Äëä display-frontend@3100000%2allwinner,sun9i-a80-display-frontendŠ Ž]   AahbmodramM ä portsport@1Šendpointƒ!ä)display-frontend@3140000%2allwinner,sun9i-a80-display-frontendŠ Ž^    AahbmodramM äportsport@1Šendpointƒ"ä,display-backend@3200000$2allwinner,sun9i-a80-display-backendŠ  Ž_    AahbmodramM portsport@0Šendpoint@0Šƒ#ä*endpoint@1Šƒ$ä-port@1Šendpointƒ%ä/display-backend@3240000$2allwinner,sun9i-a80-display-backendŠ$ Ž`    AahbmodramM portsport@0Šendpoint@0Šƒ&ä+endpoint@1Šƒ'ä.port@1Šendpointƒ(ä1deu@33000002allwinner,sun9i-a80-deuŠ0 Ž\    AahbmodramM portsport@0Šendpointƒ)ä!port@1Šendpoint@0Šƒ*ä#endpoint@1Šƒ+ä&deu@33400002allwinner,sun9i-a80-deuŠ4 Ž\    AahbmodramM portsport@0Šendpointƒ,ä"port@1Šendpoint@0Šƒ-ä$endpoint@1Šƒ.ä'drc@34000002allwinner,sun9i-a80-drcŠ@ Ž[    AahbmodramM portsport@0Šendpointƒ/ä%port@1Šendpointƒ0ä4drc@34400002allwinner,sun9i-a80-drcŠD Ž[   AahbmodramM portsport@0Šendpointƒ1ä(port@1Šendpointƒ2ä6lcd-controller@3c000002allwinner,sun9i-a80-tcon-lcdŠÀ ŽV f : Aahbtcon-ch0M    TlcdedplvdsÑtcon0-pixel-clockÄ‘defaultŸ3portsport@0Šendpointƒ4ä0port@1Šendpointƒ5äKlcd-controller@3c100002allwinner,sun9i-a80-tcon-tvŠÁ ŽW g ; Aahbtcon-ch1M  Tlcdedpportsport@0Šendpointƒ6ä2port@1Šclock@60000002allwinner,sun9i-a80-ccuŠ AhoscloscÄëä timer@6000c002allwinner,sun4i-a10-timerŠ  HŽwatchdog@6000ca02allwinner,sun6i-a31-wdtŠ    Žpinctrl@60008002allwinner,sun9i-a80-pinctrlŠ<�Ž x oAapbhosclosc“Nc£¯7½8ËÙ9ç:õ;ägmac-rgmii-pinsBPA0PA1PA2PA3PA4PA5PA7PA8PA9PA10PA12PA13PA15PA16PA17$gmac-(äi2c3-pins PG10PG11$i2c3ä=lcd0-rgb888-pins‚PD0PD1PD2PD3PD4PD5PD6PD7PD8PD9PD10PD11PD12PD13PD14PD15PD16PD17PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27$lcd0ä3mmc0-pinsPF0PF1PF2PF3PF4PF5$mmc0-<�ämmc1-pinsPG0PG1PG2PG3PG4PG5$mmc1-<�ämmc2-8bit-pins3PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC16$mmc2-(<�äuart0-ph-pins PH12PH13$uart0ä<�uart4-pinsPG12PG13PG14PG15$uart4serial@70000002snps,dw-apb-uartŠ ŽIS |M -*okay‘defaultŸ<�serial@70004002snps,dw-apb-uartŠ ŽIS }M . *disabledserial@70008002snps,dw-apb-uartŠ ŽIS ~M / *disabledserial@7000c002snps,dw-apb-uartŠ  ŽIS M 0 *disabledserial@70010002snps,dw-apb-uartŠ ŽIS €M 1 *disabledserial@70014002snps,dw-apb-uartŠ ŽIS M 2 *disabledi2c@70028002allwinner,sun6i-a31-i2cŠ( Ž wM ( *disabledi2c@7002c002allwinner,sun6i-a31-i2cŠ, Ž xM ) *disabledi2c@70030002allwinner,sun6i-a31-i2cŠ0 Ž yM * *disabledi2c@70034002allwinner,sun6i-a31-i2cŠ4 Ž  zM +*okay‘defaultŸ=äIi2c@70038002allwinner,sun6i-a31-i2cŠ8 Ž  {M , *disabledwatchdog@80010002allwinner,sun6i-a31-wdtŠ  Ž$prcm@80014002allwinner,sun9i-a80-prcmŠreset@80014b0Š° 2allwinner,sun6i-a31-clock-resetëäAinterrupt-controller@80015a02allwinner,sun9i-a80-nmiNcŠ   Ž äEir@80020002allwinner,sun6i-a31-ir Ž%‘defaultŸ> ?@AapbirMAŠ @*okayserial@80028002snps,dw-apb-uartŠ( Ž&IS?MA *disabledpinctrl@8002c002allwinner,sun9i-a80-r-pinctrlŠ,Ž-.?Aapbhosclosc“Nc£`BnCäGr-ir-pinsPL6 $s_cir_rxä>r-rsb-pinsPN0PN1$s_rsb-<�äDrsb@80034002allwinner,sun8i-a23-rsbŠ4 Ž'?l-ÆÀMA‘defaultŸD*okaypmic@3a3Š£EŽ2x-powers,axp809Ncregulatorsaldo1|-ÆÀ¨-ÆÀ Àvcc33-usbhaldo2w@¨w@Àvcc-pb-io-camä8aldo3dc1swÀvcc-pdä9dc5ldo| 5¨ÈàÀvdd-cpus-09-usbhdcdc1|-ÆÀ¨-ÆÀÀvcc-3vädcdc2 5¨ÈàÀvdd-gpudcdc3| 5¨Èà Àvdd-cpuadcdc4| 5¨ÈàÀvdd-sys-usb0-hdmidcdc5|¾h¨X Àvcc-dramdldo12Z ¨2Z  Àvcc-wifiädldo2-ÆÀ¨-ÆÀÀvcc-pläBeldo1O€¨O€ Àvcc-dvdd-cameldo2w@¨w@Àvcc-peä:eldo3-ÆÀ¨-ÆÀÀvcc-pm-codec-io1äCldo_io0-ÆÀ¨-ÆÀÀvcc-pgä;ldo_io1&% ¨&% Àvcc-pa-gmac-2v5ä7rtc_ldoÀvcc-rtc-vdd1v8-ioswgpio*2x-powers,axp809-gpiox-powers,axp221-gpio“£pmic@7452x-powers,axp806ŠEEŽNcÏFregulatorsaldo1|-ÆÀ¨-ÆÀÀavccaldo2Às_aldo2aldo3Às_aldo3bldo1|ð ¨ýàÀvcc18-efuse-adc-display-csibldo2|ð ¨ýàÀvdd18-drampll-vcc18-pll-cpvddbldo3bldo4Èà¨Ö  Àvcc12-hsiccldo12Z ¨2Z Ý†  Àvcc-gmac-phyäcldo2*¹€¨*¹€ Àafvcc-camcldo3-ÆÀ¨-ÆÀÀvcc-io-wifi-codec-io2ädcdca| 5¨Èà Àvdd-cpubdcdcd| 5¨ÈàÀvdd-vpudcdce| ¨ Àvcc-bldo-codec-ldoinäFswÀs_swcodec@e892x-powers,ac100Š‰codec2x-powers,ac100-codecG Ž ÄÑ4M_addaäHrtc2x-powers,ac100-rtcEŽHÄÑcko1_rtccko2_rtccko3_rtcächosenùserial0:115200n8leds 2gpio-ledsled-0cubieboard4:green:usrled-1cubieboard4:red:usrvga-connector2vga-connectorvga IportendpointƒJäLvga-dac2corpro,gm7123adi,adv7123portsport@0ŠendpointƒKä5port@1ŠendpointƒLäJwifi-pwrseq2mmc-pwrseq-simple Aext_clock"Gä #address-cells#size-cellsinterrupt-parentmodelcompatibleethernet0serial0device_typecci-control-portclock-frequencyenable-methodreginterruptsarm,cpu-registers-not-fw-configuredranges#clock-cellsclock-output-namesphandleclock-divclock-multclocksclock-indicesallwinner,pipelinesstatusinterrupt-namesclock-namesresetsreset-namessnps,pblsnps,fixed-burstsnps,force_sf_dma_modepinctrl-namespinctrl-0phy-handlephy-modephy-supplyphysphy-names#phy-cellsphy_type#reset-cellsvmmc-supplybus-widthcd-gpiosvqmmc-supplymmc-pwrseqnon-removablecap-mmc-hw-resetinterrupt-controller#interrupt-cellsinterface-typeremote-endpointgpio-controller#gpio-cellsvcc-pa-supplyvcc-pb-supplyvcc-pc-supplyvcc-pd-supplyvcc-pe-supplyvcc-pf-supplyvcc-pg-supplyvcc-ph-supplypinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthvcc-pl-supplyvcc-pm-supplyregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-namebldoin-supplyregulator-enable-ramp-delaystdout-pathlabelddc-i2c-busvdd-supplyreset-gpios