Ð
þí/á8,´(-,|,Elimo Initium92elimo,initiumelimo,impetussochip,s3allwinner,sun8i-v3chosen=Dserial0:115200n8framebuffer-lcd02allwinner,simple-framebuffersimple-framebufferPmixer0-lcd0c@ jdisabledcpuscpu@02arm,cortex-a7qcpu}cdisplay-engine#2allwinner,sun8i-v3s-display-engine jdisabledtimer2arm,armv7-timer0•
clocks=osc24M-clk 2fixed-clockn6½ÃPÌosc24Mß
osc32k-clk 2fixed-clock€½ÃPÌext-osc32kßsoc2simple-bus=clock@10000002allwinner,sun8i-v3s-de2-clk}c#?çbusmodó" úßmixer@11000002allwinner,sun8i-v3s-de2-mixer}cçbusmodóßportsport@1}endpointßsystem-control@1c00000E2allwinner,sun8i-v3s-system-controlallwinner,sun8i-h3-system-control}ÀÐ=ßinterrupt-controller@1c000d002allwinner,sun8i-v3s-nmiallwinner,sun9i-a80-nmi,}ÀЕ dma-controller@1c020002allwinner,sun8i-v3s-dma}À •2có=ß
lcd-controller@1c0c0002allwinner,sun8i-v3s-tcon}ÀÀ•Vc!@
çahbtcon-ch0Ìtcon-data-clock óHlcd jdisabledportsport@0}endpointßport@1}mmc@1c0f0002allwinner,sun7i-a20-mmc}Àð c-/.çahbmmcoutputsampleóHahb•<�Tdefaultbjokaylv€mmc@1c100002allwinner,sun7i-a20-mmc}Á c021çahbmmcoutputsampleóHahb•=Tdefaultb jdisabledmmc@1c110002allwinner,sun7i-a20-mmc}Á c354çahbmmcoutputsampleó Hahb•> jdisabledcrypto@1c1500062allwinner,sun8i-v3s-cryptoallwinner,sun8i-a33-crypto}ÁP•Pc6çahbmodŒ
‘rxtxóHahbusb@1c190002allwinner,sun8i-h3-musb}Ácó•G›mc«°usbºjokayÁotgphy@1c194002allwinner,sun8i-v3s-usb-phy}Á”,Á¨Éphy_ctrlpmu0c8 çusb0_phyóHusb0_resetjokayÓÞßusb@1c1a000&2allwinner,sun8i-v3s-ehcigeneric-ehci}Á •Hcó«°usb jdisabledusb@1c1a400&2allwinner,sun8i-v3s-ohcigeneric-ohci}Á¤•Ic9ó«°usb jdisabledclock@1c200002allwinner,sun8i-v3-ccu}Âc
çhosclosc úßrtc@1c20400 2allwinner,sun8i-v3-rtc}ÂT•()cÌosc32kosc32k-outßpinctrl@1c208002allwinner,sun8i-v3-pinctrl}•c%
çapbhoscloscð,ßi2c0-pinsPB6PB7i2c0ßuart0-pb-pinsPB8PB9uart0ßuart2-pinsPB0PB1uart2ßmmc0-pinsPF0PF1PF2PF3PF4PF5mmc0)ßmmc1-pinsPG0PG1PG2PG3PG4PG5mmc1)ß spi0-pinsPC0PC1PC2PC3spi0ßi2s0-pinsPG10PG11PG12PG13i2sßuart1-pg-pinsPG6PG7uart1ßtimer@1c20c002allwinner,sun8i-v3s-timer}Â $•c
watchdog@1c20ca02allwinner,sun6i-a31-wdt}Â •c
pwm@1c2140002allwinner,sun8i-v3s-pwmallwinner,sun7i-a20-pwm}Âc
6 jdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keys}Â(• jdisabledcodec@1c22c00A2allwinner,sun8i-v3s-codec}Â,•c$F
çapbcodecó(Œ
‘rxtxR jdisabledcodec-analog@1c23000@2allwinner,sun8i-v3-codec-analogallwinner,sun8i-h3-codec-analog}Â0ßserial@1c280002snps,dw-apb-uart}€•r|c(Œ
‘txrxó1jokaybTdefaultserial@1c284002snps,dw-apb-uart}„•r|c)Œ
‘txrxó2jokaybTdefaultserial@1c288002snps,dw-apb-uart}ˆ•r|c*Œ
‘txrxó3bTdefault jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c}¬•c&ó.Tdefaultb jdisabledi2c@1c2b0002allwinner,sun6i-a31-i2c}°•c'ó/ jdisabledethernet@1c300002allwinner,sun8i-v3s-emac‰}ÕR›macirqó
Hstmmacethc
çstmmaceth›miijokaymdio2snps,dwmac-mdioßmdio-mux2allwinner,sun8i-h3-mdio-mux¤mdio@1!2allwinner,sun8i-h3-mdio-internal}ethernet-phy@12ethernet-phy-ieee802.3-c22}c+ó'ßmdio@2}spi@1c680002allwinner,sun8i-h3-spi}Æ€•Ac7çahbmodŒ
‘rxtxTdefaultbó jdisabledinterrupt-controller@1c810002arm,gic-400 }ÈÈ È@ È` ,• ßcamera@1cb40002allwinner,sun8i-v3s-csi}Ë@0•Tc"C<�çbusmodramó jdisabledi2s@1c22000A.2allwinner,sun8i-v3-i2sallwinner,sun8i-h3-i2s} •
cKLçapbmodŒ
‘rxtxTdefaultbó4 jdisabledahci-5v2regulator-fixed´ahci-5vÃLK@ÛLK@ó jdisabledusb0-vbus2regulator-fixed
´usb0-vbusÃLK@ÛLK@ jdisabledusb1-vbus2regulator-fixed
´usb1-vbusÃLK@ÛLK@ó jdisabledusb2-vbus2regulator-fixed
´usb2-vbusÃLK@ÛLK@ó jdisabledvcc3v02regulator-fixed´vcc3v0Ã-ÆÀÛ-ÆÀvcc3v32regulator-fixed´vcc3v3Ã2Z Û2Z ßvcc5v02regulator-fixed´vcc5v0ÃLK@ÛLK@aliases/soc/serial@1c28000%/soc/serial@1c28400 #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusdevice_typeregallwinner,pipelinesinterrupts#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandleclock-namesresets#reset-cellsremote-endpointinterrupt-controller#interrupt-cells#dma-cellsreset-namespinctrl-namespinctrl-0broken-cdbus-widthvmmc-supplydmasdma-namesinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cells#sound-dai-cellsallwinner,codec-analog-controlsreg-shiftreg-io-widthsysconphy-handlephy-modemdio-parent-busregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpioserial0serial1