Ð
þí>u8:Ü(™:¤ ,Allwinner A23 Evaluation Board,2allwinner,sun8i-a23-evballwinner,sun8i-a23chosen =Dserial0:115200n8framebuffer-lcd002allwinner,simple-framebuffersimple-framebufferPde_be0-lcd00c&(WUTb jdisableddisplay-engineq jdisabled#2allwinner,sun8i-a23-display-enginetimer2arm,armv7-timer0…
n6 cpusÄallwinner,sun8i-a23 cpu@02arm,cortex-a7ÒcpuÞcpu@12arm,cortex-a7ÒcpuÞclocks =osc24M-clkâ2fixed-clockn6ïÃPþosc24M
ext-osc32k-clkâ2fixed-clock€ïÃPþext-osc32ksoc2simple-bus =system-control@1c00000#2allwinner,sun8i-a23-system-controlÞÀ0 =sram@1d00000
2mmio-sramÞÐ =Ðsram-section@082allwinner,sun8i-a23-sram-c1allwinner,sun4i-a10-sram-c1Þdma-controller@1c020002allwinner,sun8i-a23-dmaÞÀ …2c nand-controller@1c03000$2allwinner,sun8i-a23-nand-controllerÞÀ0…Fc;+ahbmod
7ahbCHrxtxRdefault` jdisabled lcd-controller@1c0c000ÞÀÀ…VCc&W
+ahbtcon-ch0lvds-altþtcon-data-clockâ 7lcdlvds jdisabled2allwinner,sun8i-a23-tconports port@0Þendpointjport@1Þmmc@1c0f0002allwinner,sun7i-a20-mmcÞÀð c<�>=+ahbmmcoutputsample7ahb…<�Rdefault` jokay z
†mmc@1c100002allwinner,sun7i-a20-mmcÞÁ c?A@+ahbmmcoutputsample7ahb…= jdisabled mmc@1c110002allwinner,sun7i-a20-mmcÞÁ cBDC+ahbmmcoutputsample 7ahb…> jdisabled usb@1c19000ÞÁc"…G™mc©®usb¸¿otg jdisabled2allwinner,sun6i-a31-musbphy@1c19400cJK+usb0_phyusb1_phy7usb0_resetusb1_reset jdisabledÇ2allwinner,sun8i-a23-usb-phyÞÁ”Á¨Òphy_ctrlpmu1usb@1c1a000&2allwinner,sun8i-a23-ehcigeneric-ehciÞÁ …Hc#©®usb jdisabledusb@1c1a400&2allwinner,sun8i-a23-ohcigeneric-ohciÞÁ¤…Ic$N©®usb jdisabledclock@1c20000ÞÂc
+hoscloscâÜ2allwinner,sun8i-a23-ccupinctrl@1c20800ÞÂc0
+apbhoscloscéù2allwinner,sun8i-a23-pinctrl$…i2c0-pins+PH2PH30i2c0i2c1-pins+PH4PH50i2c1i2c2-pins
+PE12PE130i2c2lcd-rgb666-pinsh+PD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD270lcd0mmc0-pins+PF0PF1PF2PF3PF4PF50mmc09H mmc1-pg-pins+PG0PG1PG2PG3PG4PG50mmc19Hmmc2-8bit-pins3+PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC160mmc29Hnand-pins6+PC0PC1PC2PC5PC8PC9PC10PC11PC12PC13PC14PC150nand0nand-cs0-pin+PC40nand0Hnand-cs1-pin+PC30nand0Hnand-rb0-pin+PC60nand0Hnand-rb1-pin+PC70nand0Hpwm0-pin+PH00pwm0uart0-pf-pins+PF2PF40uart0uart1-pg-pins+PG6PG70uart1uart1-cts-rts-pg-pins+PG8PG90uart1timer@1c20c002allwinner,sun8i-a23-timerÞÂ …c
watchdog@1c20ca02allwinner,sun6i-a31-wdtÞÂ …c
pwm@1c214002allwinner,sun7i-a20-pwmÞÂc
U jdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keysÞÂ(…jokay`
button-190
lVolume Uprs}…æ0button-390lVolume Downrr}…ópbutton-600lHomerf}… 'Àserial@1c280002snps,dw-apb-uartÞ€…—c6#CHtxrx jdisabledserial@1c284002snps,dw-apb-uartÞ„…—c7$CHtxrx jdisabledserial@1c288002snps,dw-apb-uartÞˆ…—c8%CHtxrx jdisabledserial@1c28c002snps,dw-apb-uartÞÂŒ…—c9&C Htxrx jdisabledserial@1c290002snps,dw-apb-uartÞÂ…—c:'C
Htxrx jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2cÞ¬…c3 Rdefault`jokay i2c@1c2b0002allwinner,sun6i-a31-i2cÞ°…c4!Rdefault`jokay i2c@1c2b4002allwinner,sun6i-a31-i2cÞ´…c5"Rdefault` jdisabled gpu@1c40000?2allwinner,sun8i-a23-maliallwinner,sun7i-a20-maliarm,mali-400ÞÄT…abcdfge#™gpgpmmupp0ppmmu0pp1ppmmu1pmuc*c +buscore¤³cÃã`interrupt-controller@1c810002arm,gic-400 ÞÈÈ È@ È` ù… display-frontend@1e00000Þà…]c)VS+ahbmodram%2allwinner,sun8i-a23-display-frontendports port@1Þendpointjdisplay-backend@1e60000Þæ…_c(UT+ahbmodram$2allwinner,sun8i-a23-display-backendports port@0Þendpointjport@1Þendpointjdrc@1e70000Þç…[c-bR+ahbmodram2allwinner,sun8i-a23-drcports port@0Þendpointjport@1Þendpointjrtc@1f000002allwinner,sun8i-a23-rtcÞð…()þosc32kosc32k-outcâinterrupt-controller@1f00c002allwinner,sun6i-a31-r-intcùÞð… prcm@1f014002allwinner,sun8i-a23-prcmÞðar100-clk2fixed-factor-clockâØâc
þar100ahb0-clk2fixed-factor-clockâØâcþahb0apb0-clk2allwinner,sun8i-a23-apb0-clkâcþapb0apb0-gates-clk#2allwinner,sun8i-a23-apb0-gates-clkâc0þapb0_pioapb0_timerapb0_rsbapb0_uartapb0_i2capb0-rst 2allwinner,sun6i-a31-clock-resetÜcodec-analog!2allwinner,sun8i-a23-codec-analog!cpucfg@1f01c002allwinner,sun8i-a23-cpuconfigÞðserial@1f028002snps,dw-apb-uartÞð(…&—cjokayRdefault`i2c@1f0240002allwinner,sun8i-a23-i2callwinner,sun6i-a31-i2cÞð$…,Rdefault`c jdisabled pinctrl@1f02c002allwinner,sun8i-a23-r-pinctrlÞð,…-c
+apbhoscloscéùr-i2c-pins+PL0PL10s_i2cHr-rsb-pins+PL0PL10s_rsb9H r-uart-pins+PL2PL30s_uartrsb@1f034002allwinner,sun8i-a23-rsbÞð4…'c-ÆÀRdefault` jdisabled codec@1c22c00í2allwinner,sun8i-a23-codecÞÂ,…c/\
+apbcodecCHrxtxþ! jdisabledahci-5v2regulator-fixedahci-5v-LK@ELK@]o‚ jdisabledusb0-vbus2regulator-fixed
usb0-vbus-LK@ELK@o‚ jdisabledusb1-vbus2regulator-fixed
usb1-vbus-LK@ELK@]o‚ jdisabledusb2-vbus2regulator-fixed
usb2-vbus-LK@ELK@]o‚ jdisabledvcc3v02regulator-fixedvcc3v0--ÆÀE-ÆÀ
vcc3v32regulator-fixedvcc3v3-2Z E2Z vcc5v02regulator-fixedvcc5v0-LK@ELK@aliases‡/soc/i2c@1c2ac00Œ/soc/i2c@1c2b000‘/soc/serial@1f02800 interrupt-parent#address-cells#size-cellsmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusallwinner,pipelinesinterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-methoddevice_typereg#clock-cellsclock-accuracyclock-output-namesphandleresets#dma-cellsclock-namesreset-namesdmasdma-namespinctrl-namespinctrl-0remote-endpointvmmc-supplybus-widthcd-gpiosinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-names#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cellsvref-supplylabellinux,codechannelvoltagereg-shiftreg-io-width#cooling-cellsassigned-clocksassigned-clock-ratesclock-divclock-mult#sound-dai-cellsallwinner,codec-analog-controlsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpioi2c0i2c1serial0